поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS8422 датащи(PDF) 60 Page - Cirrus Logic

номер детали CS8422
подробное описание детали  24-bit, 192 kHz, Asynchronous Sample Rate Converter with
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8422 датащи(HTML) 60 Page - Cirrus Logic

Back Button CS8422 Datasheet HTML 56Page - Cirrus Logic CS8422 Datasheet HTML 57Page - Cirrus Logic CS8422 Datasheet HTML 58Page - Cirrus Logic CS8422 Datasheet HTML 59Page - Cirrus Logic CS8422 Datasheet HTML 60Page - Cirrus Logic CS8422 Datasheet HTML 61Page - Cirrus Logic CS8422 Datasheet HTML 62Page - Cirrus Logic CS8422 Datasheet HTML 63Page - Cirrus Logic CS8422 Datasheet HTML 64Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 82 page
background image
60
DS692PP1
CS8422
DETC - D to E C-buffer transfer interrupt.
Indicates the completion of a D to E C-buffer transfer. See “Channel Status Buffer Management” on page
53.
CCH - C-Data change.
Indicates that the current 10 bytes of channel status is different from the previous 10 bytes. (5 bytes per
channel)
RERR - A receiver error has occurred.
The Receiver Error register may be read to determine the nature of the error which caused the interrupt.
QCH – A new block of Q-subcode is available for reading.
The data must be read within 588 AES3 frames after the interrupt occurs to avoid corruption of the data
by the next block.
FCH – Format Change
Goes high when the PCM, IEC61937, DTS_LD, DTS_CD, or DGTL_SIL bits in the Format Detect Status
register transition from 0 to 1. When these bits in the Format Detect Status register transition from 1 to 0,
an interrupt will not be generated.
SRC_UNLOCK - SRC Unlock condition.
Indicates that the SRC has lost the ability to output valid data
11.21 PLL Status (15h)
RX_ACTIVE - Receiver Active
This bit is a level-signal version of the ACTIVE bit in register 13h.
ISCLK_ACTIVE- ISCLK Active
0 - There is no toggling on the ISCLK pin, or the frequency of toggling is less than 36 kHz on the ISCLK
pin.
1 - There is toggling at a frequency of at least 1.536 MHz on the ISCLK pin.
PLL_LOCK -
0 - The PLL has not achieved lock.
1 - The PLL, driven by either an AES3 or ISCLK input, has achieved lock.
96KHZ – Indicates the frequency range of the sample rate of incoming AES3 data (Fsi). If Fsi
≤ 49 kHz or
Fsi
≥ 120 kHz, this bit will output a “0”. If 60 kHz ≤ Fsi ≤ 98 kHz, this bit will output a “1”. Otherwise the output
is indeterminate.
192KHZ – Indicates the frequency range of the sample rate of incoming AES3 data (Fsi). If Fsi
≤ 98 kHz,
this bit will output a “0”. If Fsi
≥120 kHz, this bit will output a “1”. Otherwise the output is indeterminate.
76
543
210
RX_ACTIVE
ISCLK
ACTIVE
PLL_LOCK
96KHZ
192KHZ
Reserved
Reserved
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com