ADATE304BBCZ datasheet(45/52 Pages) AD

45 / 52 page

ADATE304

Rev. 0 | Page 45 of 52

RECOMMENDED PMU MODE SWITCHING

SEQUENCES

To minimize any possible aberrations and voltage spikes on the

DUT output, specific mode switching sequences are recommended

for the following transitions:

•

PMU disable to PMU enable.

•

PMU force voltage mode to PMU force current mode.

•

PMU force current mode to PMU force voltage mode.

PMU Disable to PMU Enable

Note that, in Table 39 through Table 49, X indicates the don’t

care bit.

Step 1. Table 39 lists the state of the registers in PMU disabled

mode.

Table 39.

Bits

Setting

PE/PMU Enable

= 0x0C

DATA[2]

PMU State

= 0x0E

DATA[9:8]

DATA[7]

DATA[6]

DATA[5]

DATA[4]

DATA[3]

DATA[2:0]

XXX

Step 2. Write to Register ADDR[4:0] = 0x0E (see Table 40).

Table 40.

Bits

Setting

Comments

PMU State

ADDR[4:0] =

0x0E

DATA[9:8]

1X or

Set desired input

selection

DATA[7]

DATA[6]

DATA[5]

DATA[4]

DATA[3]

This bit must be set

to force voltage mode

to reduce aberrations

DATA[2:0]

XXX

Set desired range

Step 3. Write to Register ADDR[4:0] = 0x0C (see Table 41).

Table 41.

Bits

Setting

Comments

PE/PMU Enable

ADDR[4:0] = 0x0C

DATA[2]

PMU is now enabled

in force voltage

mode

PMU Force Voltage Mode to PMU Force Current Mode

Step 1. Table 42 lists the state of registers in force voltage mode.

Table 42.

Bits

Setting

PE/PMU Enable

= 0x0C

DATA[2]

PMU State Register,

ADDR[4:0] = 0x0E

DATA[9:8]

DATA[7]

DATA[6]

DATA[5]

DATA[4]

DATA[3]

DATA[2:0]

XXX

Step 2. Write to Register ADDR[4:0] = 0x0E (see Table 43).

Table 43.

Bits

Setting

Comments

PMU State Register,

ADDR[4:0] = 0x0E

DATA[9:8]

Set 2.5 V +

DUTGND input

selection

DATA[7]

DATA[6]

DATA[5]

DATA[4]

DATA[3]

Set to force

current mode

DATA[2:0]

0XX

The 2 μA range

has the

minimum offset

current

Step 3. Write to Register ADDR[4:0] = 0x0B (see Table 44).

Table 44.

Bits

Setting

Comments

VIN 16-Bit DAC,

ADDR[4:0] = 0x0B

DATA[15:0]

Update the VIN

16-Bit DAC

desired value

Step 4. Write to Register ADDR[4:0] = 0x0E (see Table 45).

Table 45.

Bits

Setting

Comments

PMU State Register,

ADDR[4:0] = 0x0E

DATA[9:8]

Set VIN input

selection

DATA[7]

DATA[6]

DATA[5]

DATA[4]

DATA[3]

DATA[2:0]

XXX

Set to the

desired current

range

ADATE304BBCZ датащи(PDF) 45 Page - Analog Devices

ADATE304BBCZ датащи(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

датащи скачать

ссылки URL