поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M38047FFHKP датащи(PDF) 196 Page - Renesas Technology Corp

номер детали M38047FFHKP
подробное описание детали  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M38047FFHKP датащи(HTML) 196 Page - Renesas Technology Corp

Back Button M38047FFHKP Datasheet HTML 192Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 193Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 194Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 195Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 196Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 197Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 198Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 199Page - Renesas Technology Corp M38047FFHKP Datasheet HTML 200Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 387 page
background image
2-72
APPLICATION
2.4 Serial interface
Rev.1.00 Jan 14, 2005
REJ09B0212-0100Z
3804 Group (Spec.H)
The communication is performed according to the timing shown in Figure 2.4.34. In the slave unit,
when a synchronous clock is not input within a certain time (heading adjustment time), the next clock
input is processed as the beginning (heading) of a block.
When a clock is input again after one block (8 byte) is received, the clock is ignored.
Figure 2.4.35 shows relevant registers setting.
Fig. 2.4.34 Timing chart
Fig. 2.4.35 Relevant registers setting
D0
Byte cycle
Block transfer term
Block transfer cycle
D1
D2
D7
D0
Interval between blocks
Processing for heading adjustment
Heading adjustment time
Master unit
Transmit enabled
SIO1CON
Serial I/O1 control register (Address : 001A16)
Synchronous clock : BRG/4
Transmit interrupt source :
Transmit shift operating completion
Receive enabled
Clock synchronous serial I/O
0
1
1
11
0
0
1
Serial I/O1 enabled
BRG count source : f(XIN)
SRDY1
output disabled
Not be affected by external clock
Transmit enabled
SIO1CON
Serial I/O1 control register (Address : 001A16)
Not use the serial I/O1 transmit interrupt
Receive enabled
Clock synchronous serial I/O
1
1
1
1
Slave unit
1
Serial I/O1 enabled
0
Synchronous clock : External clock
UART1CON
UART1 control register (Address : 001B16)
P45/TXD1 pin : CMOS output
0
Both of units
b7
b0
8 – 1
BRG1
b7
b0
Baud rate generator 1 (Address : 001C16)
Set “division ratio – 1”
b7
b0
b7
b0
SRDY1
output disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com