M38047FFHKP datasheet(41/387 Pages) RENESAS

41 / 387 page

1-23

REJ09B0212-0100Z

Rev.1.00

Jan 14, 2005

3804 Group (Spec.H)

HARDWARE

FUNCTIONAL DESCRIPTION

INTERRUPTS

The 3804 group (Spaec. H)’s interrupts are a type of vector and

occur by 16 sources among 23 sources: nine external, thirteen in-

ternal, and one software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt

enable bit, and the interrupt disable flag except for the software in-

terrupt set by the BRK instruction. An interrupt occurs if the

corresponding interrupt request and enable bits are “1” and the in-

terrupt disable flag is “0”.

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be

set by software.

The reset and the BRK instruction cannot be disabled with any

flag or bit. The I (interrupt disable) flag disables all interrupts ex-

cept the reset and the BRK instruction interrupt.

When several interrupt requests occur at the same time, the inter-

rupts are received according to priority.

Interrupt Operation

By acceptance of an interrupt, the following operations are auto-

matically performed:

1. The contents of the program counter and the processor status

2. The interrupt disable flag is set and the corresponding interrupt

request bit is cleared.

3. The interrupt jump destination address is read from the vector

table into the program counter.

Interrupt Source Selection

Which of each combination of the following interrupt sources can

be selected by the interrupt source selection register (address

003916).

1. INT0 or Timer Z

2. Serial I/O1 transmission or SCL, SDA

3. CNTR0 or SCL, SDA

4. CNTR1 or Serial I/O3 reception

5. Serial I/O2 or Timer Z

6. INT2 or I2C

7. INT4 or CNTR2

8. A/D converter or serial I/O3 transmission

External Interrupt Pin Selection

The occurrence sources of the external interrupt INT0 and INT4

can be selected from either input from INT00 and INT40 pin, or in-

put from INT01 and INT41 pin by the INT0, INT4 interrupt switch bit

of interrupt edge selection register (bit 6 of address 003A16).

s Notes

When setting the followings, the interrupt request bit may be set to

“1”.

•When setting external interrupt active edge

Related register: Interrupt edge selection register (address 003A16)

Timer XY mode register (address 002316)

Timer Z mode register (address 002A16)

I2C START/STOP condition control register

(address 001616)

•When switching interrupt sources of an interrupt vector address

where two or more interrupt sources are allocated

Related register: Interrupt source selection register

(address 003916)

When not requiring for the interrupt occurrence synchronized with

these setting, take the following sequence.

➀Set the corresponding interrupt enable bit to “0” (disabled).

➁Set the interrupt edge select bit or the interrupt source select bit

to “1”.

➂Set the corresponding interrupt request bit to “0” after 1 or more

instructions have been executed.

{Set the corresponding interrupt enable bit to “1” (enabled).

M38047FFHKP датащи(PDF) 41 Page - Renesas Technology Corp

M38047FFHKP датащи(HTML) 41 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL