поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M32C/86T датащи(PDF) 191 Page - Renesas Technology Corp

номер детали M32C/86T
подробное описание детали  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86T датащи(HTML) 191 Page - Renesas Technology Corp

Back Button M32C/86T Datasheet HTML 187Page - Renesas Technology Corp M32C/86T Datasheet HTML 188Page - Renesas Technology Corp M32C/86T Datasheet HTML 189Page - Renesas Technology Corp M32C/86T Datasheet HTML 190Page - Renesas Technology Corp M32C/86T Datasheet HTML 191Page - Renesas Technology Corp M32C/86T Datasheet HTML 192Page - Renesas Technology Corp M32C/86T Datasheet HTML 193Page - Renesas Technology Corp M32C/86T Datasheet HTML 194Page - Renesas Technology Corp M32C/86T Datasheet HTML 195Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 505 page
background image
Page 168
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
15. Timer (Timer B)
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Timer Bi Mode Register (i=0 to 5) (Event Counter Mode)
Symbol
Address
After reset
TB0MR to TB5MR 035B16, 035C16, 035D16, 031B16, 031C16, 031D16 00XX 00002
RW
RW
RW
RW
RW
RW
RW
RW
TMOD0
TMOD1
MR0
Operating Mode
Select Bit
MR1
MR3
MR2
TCK0
TCK1
Event Clock
Select Bit
0 : Input signal from the TBiIN pin
1 : TBj overflows or underflows(2)
TB0MR and TB3MR registers:
Set to "0" in event counter mode
Disabled in event counter mode. When write, set to "0".
When read, its content is indeterminate.
Disabled in event counter mode.
Can be set to "0" or "1".
Count Polarity Select
Bit(1)
0 1 : Event counter mode
b1b0
Bit Name
Function
Bit
Symbol
0 0 : Counts falling edges of external signal
0 1 : Counts rising edges of external signal
1 0 : Counts falling and rising edges of
external signal
1 1 : Do not set to this value
b3b2
NOTES:
1. MR0 and MR1 bit settings are enabled when the TCK1 bit is set to "0". The MR1 bit can be set to
either "0" or "1", when the TCK1 bit is set to "1".
2. j = i-1, except j = 2 when i = 0 and j = 5 when i = 3.
TB1MR, TB2MR, TB4MR and TB5MR registers:
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
b7
b6
b5
b4
b3
b2
b1
b0
00 1
Figure 15.21 TB0MR to TB5MR Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com