поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

H8SX/1663M датащи(PDF) 799 Page - Renesas Technology Corp

номер детали H8SX/1663M
подробное описание детали  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M датащи(HTML) 799 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 795Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 796Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 797Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 798Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 799Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 800Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 801Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 802Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 803Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 799 / 1504 page
background image
Section 14 16-Bit Timer Pulse Unit (TPU)
Rev. 2.00 Sep. 24, 2008 Page 767 of 1468
REJ09B0412-0200
14.10
Usage Notes
14.10.1
Module Stop Function Setting
Operation of the TPU can be disabled or enabled using the module stop control register. The initial
setting is for operation of the TPU to be halted. Register access is enabled by clearing module stop
state. For details, see section 28, Power-Down Modes.
14.10.2
Input Clock Restrictions
The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at
least 2.5 states in the case of both-edge detection. The TPU will not operate properly with a
narrower pulse width.
In phase counting mode, the phase difference and overlap between the two input clocks must be at
least 1.5 states, and the pulse width must be at least 2.5 states. Figure 14.46 shows the input clock
conditions in phase counting mode.
TCLKA
(TCLKC)
TCLKB
(TCLKD)
Overlap
Phase
difference
Pulse width
Note: Phase difference, Overlap
≥ 1.5 states
Pulse width
≥ 2.5 states
Pulse width
Phase
difference
Overlap
Pulse width
Pulse width
Figure 14.46 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com