поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD6417618A датащи(PDF) 53 Page - Renesas Technology Corp

номер детали HD6417618A
подробное описание детали  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618A датащи(HTML) 53 Page - Renesas Technology Corp

Back Button HD6417618A Datasheet HTML 49Page - Renesas Technology Corp HD6417618A Datasheet HTML 50Page - Renesas Technology Corp HD6417618A Datasheet HTML 51Page - Renesas Technology Corp HD6417618A Datasheet HTML 52Page - Renesas Technology Corp HD6417618A Datasheet HTML 53Page - Renesas Technology Corp HD6417618A Datasheet HTML 54Page - Renesas Technology Corp HD6417618A Datasheet HTML 55Page - Renesas Technology Corp HD6417618A Datasheet HTML 56Page - Renesas Technology Corp HD6417618A Datasheet HTML 57Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 646 page
background image
Section 2 CPU
Rev. 6.00 Jun. 12, 2007 Page 21 of 610
REJ09B0131-0600
2.2.1
General Registers (Rn)
There are sixteen 32-bit general registers (Rn), designated R0 to R15. The general registers are
used for data processing and address calculation. R0 is also used as an index register. With a
number of instructions, R0 is the only register that can be used. R15 is used as a hardware stack
pointer (SP). In exception handling, R15 is used for accessing the stack to save or restore the
status register (SR) and program counter (PC) values.
2.2.2
Control Registers
There are three 32-bit control registers, designated status register (SR), global base register (GBR),
and vector base register (VBR). SR indicates a processing state. GBR is used as a base address in
GBR indirect addressing mode for data transfer of on-chip peripheral module registers. VBR is
used as a base address of the exception handling (including interrupts) vector table.
• Status register (SR)
Bit
Bit
name
Default
Read/
Write
Description
31 to 10
All 0
R/W
Reserved
These bits are always read as 0. The write value
should always be 0.
9
M
Undefined
R/W
Used by the DIV0U, DIV0S, and DIV1 instructions.
8
Q
Undefined
R/W
Used by the DIV0U, DIV0S, and DIV1 instructions.
7
6
5
4
I3
I2
I1
I0
1
1
1
1
R/W
R/W
R/W
R/W
Interrupt Mask
3, 2
All 0
R/W
Reserved
These bits are always read as 0. The write value
should always be 0.
1
S
Undefined
R/W
S
Used by the multiply and accumulate instruction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com