M32C83 datasheet(73/527 Pages) RENESAS

73 / 527 page

Page 50

6. Processor Mode

)

(

Figure 6.2 PM1 Register

Processor Mode Register 1(1)

After Reset

0X00 00002

Address

000516

Symbol

PM1

PM10

PM11

PM12

External Memory Space

Mode Bit(2, 6)

PM13

Internal Memory Wait Bit

0 : No wait state

1 : Wait state

SFR Area Wait Bit 0

Reserved Bit

Set to "0"

0 : 1 wait state

1 : 2 wait states(4)

PM14

PM15

(b6)

(b7)

ALE Pin Select Bit(2, 6)

0 0 : No ALE

0 1 : P53/BCLK(5)

1 0 : P56/RAS

1 1 : P54/HLDA

Nothing is assigned.

When read, its content is indeterminate.

0 0 : Mode 0 (A20 to A23 for P44 to P47)

0 1 : Mode 1 (A20 for P44,

CS2 to CS0 for P45 to P47)

1 0 : Mode 2 (A20, A21 for P44, P45,

CS1, CS0 for P46, P47)

1 1 : Mode 3(3)

(CS3 to CS0 for P44 to P47)

b1 b0

b5 b4

Bit Name

Function

Bit

Symbol

NOTES:

1. Rewrite the PM1 register after the PRC1 bit in the PRCR register is set to "1" (write enable).

2. The PM10 and PM11 bits are available in memory expansion mode or microprocessor mode.

3. The DRAMC is not available when the PM11 and PM10 bits are set to "112" (mode 3).

4. Set the PM13 bit to "1" (2 wait states) to access CAN-associated registers (addresses 01E016 to

024516).

5. Set the CM01 and CM00 bits in the CM0 register to "002" (I/O port P53) when the PM15 and PM14

bits are set to "012" (P53/BCLK select).

6. M32C/83T cannot be used in memory expansion mode and microprocessor mode.

M32C83 датащи(PDF) 73 Page - Renesas Technology Corp

M32C83 датащи(HTML) 73 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL