M66596WG datasheet(2/131 Pages) RENESAS

2 / 131 page

M66596FP/WG

rev .1.00

2006.3.14

page 2 of 127

1.2.5

Bus interfaces

•

The user can select either a 1.8 V or 3.3 V bus interface power supply

•

16-bit CPU bus interface

16-bit separate bus and 16-bit multiplex bus supported

8 and 16-bit DMA interface (slave function) supported

•

8-bit split bus (dedicated external DMA interface) supported

•

Built-in two DMA interface channels

•

DMA transfer enables high-speed access of 40 MB/sec.

1.2.6

Pipe configuration

•

Built-in 5 KB buffer memory for USB communication

•

Up to 8 pipes(endpoints) can be selected (including the default control pipe for endpoint 0)

•

Programmable pipe configuration

•

End point numbers can be assigned to pipe 1-7.

•

Transfer conditions that can be set for each pipes

Pipe 0: Control transfer, continuous transfer mode, 256-byte fixed single buffer

Pipe 1 and 2: Bulk transfer or isochronous transfer, continuous transfer mode, programmable buffer size

(up to 2 KB; double buffer can be selected)

Pipe 3 to 5: Bulk transfer, continuous transfer mode, programmable buffer size

(up to 2 KB; double buffer can be selected)

Pipe 6 and 7: Interrupt transfer, 64-byte fixed single buffer

1.2.7

Feature in host mode

•

Capable of USB Hi-Speed transfer to one peripheral device.

•

Automatic schedule to send SOF and transaction.

•

Automatic schedule interval of isochronous trenasfer and interrupt transfer.

1.2.8

Feature in peripheral mode

•

Control transfer stage control function

•

Device state control function

•

Auto response function for SET_ADDRESS request

•

NAK response assignment function (NRDY)

1.2.9

Other functions

•

Automatic recognition of Hi-Speed operation or Full-Speed operation based on automatic response to the reset

handshake

•

Byte endian swap function when using 16-bit data transfers

•

Transfer termination function when using transaction count function.

•

DMA transfer termination function using external trigger (DEND pin)

•

SOF interpolation function

•

SOF pulse output function

•

Three types of input clocks can built into the PLL and are available for selection

Input clocks of 48 MHz / 24 MHz / 12 MHz can be selected

•

Zero-Length packet addition function (DEZPM) when ending DMA transfers using the DEND pin

•

BRDY interrupt event notification timing change function (BFRE)

•

Function that automatically clears the buffer memory after the data for the pipe specified at the DxFIFO port

has been read (DCLRM)

•

Function to automatically supply a clock from the low-power sleep state (ATCKM)

•

NAK setting function for response PID generated by end of transfer (SHTNAK)

1.2.10 Applications

PDA, DVD recorder, Set top box, Digital TV, Printer , USB audio devce, Digital video camera, Digital still camera,

external storage device, and Hi-Speed USB devices

M66596WG датащи(PDF) 2 Page - Renesas Technology Corp

M66596WG датащи(HTML) 2 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL