STPIC44L02 datasheet(13/21 Pages) STMICROELECTRONICS

13 / 21 page

STPIC44L02

13/21

The STPIC44L02 monitors the drain voltage of

each channel to detect shorted load conditions.

The onboard deglitch timer starts running when

the gate output to the power FET transitates from

the off state to the on state. The timer provides a

µs deglitch time, t

(STBFM), toallow thedrain

voltage to stabilize after the power FET has been

turned on (see figure 16 and 17).

The deglitch delay time is only enabled for the first

µs after the FET has been turned on. After the

deglitch delay time, the drain voltage is checked to

verify that it is less than the fault reference

voltage. When it is greater than the reference

voltage for at least the short to battery deglitch

time, t(STBDG) FLT flags the microcontroller that a

fault

condition

exists

and

gate

output

automatically shut off until the error condition has

been corrected.

An overheating condition on the FET occurs when

the controller continually tries to reenable the

output under shorted load fault conditions. When a

shorted load fault is detected, the gate output is

transitated into a low duty cycle PWM signal to

protect the FET from overheating. The PWM rate

is defined as t(SB) and the pulse width is defined

as tW. The gate output remains in this state until

the fault has been corrected or until the controller

disables the gate output.

The microcontroller can read the serial port on the

predriver to isolate the channel that reported the

fault condition.

Fault bits 0-3 distinguish faults for each of the

output channels. When a shorted load occurs, the

STPIC44L02 automatically retries the output and

the fault clears after the fault condition has been

corrected. Figure 16 illustrates operation after a

gate output has been turned on. The gate to the

power FET is turned on and the deglitch timer

starts running. Under normal operation, T1 turns

on and the drain operates below the reference

point set at U1. The output of U1 is low and a fault

condition is not flagged.

Figure 14 : Open Load Test Circuit

STPIC44L02 датащи(PDF) 13 Page - STMicroelectronics

STPIC44L02 датащи(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

датащи скачать

ссылки URL