 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
STV7733 датащи(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV7733 датащи(HTML) 11 Page - STMicroelectronics |
|
|
11 / 28 page  STV7733 AC timing requirements 11/28 8 AC timing requirements VDD = 2.5V to 3.3V, Tamb = - 20°C to +70°C, input signal edge maximum rise and fall times (tr, tf) = 5ns. Table 6. AC timing requirements Symbol Parameter Min. Typ. Max. Units tSCLK Data clock period 100 - - ns tWHSCLK Clock pulse duration at high level 40 - - ns tWLSCLK Clock pulse duration at low level 40 - - ns tSDAT Input data set-up time before low-to-high clock transition 25 - - ns tHDAT Input data hold-time after low-to-high clock transition 25 - - ns tSCS /CS set-up time before low-to-high clock transition 40 - - ns tHCS /CS hold-time after low-to-high clock transition 25 - - ns tHDL /DL hold-time after low-to-high transition of /CS 25 - - ns tDL Low level pulse duration 25 - - ns tSDL /DL set-up time before low-to-high transition of /CS 475 ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
