| поискавой системы для электроныых деталей |
|
STE2002DIE2 датащи(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE2002DIE2 датащи(HTML) 49 Page - STMicroelectronics |
|
49 / 61 page ![]() STE2002 Electrical characteristics 49/61 Serial interface ( Figure 51) TCYC Clock Cycle SCLK VDD1 = 1.7V; Write (2) (5) 150 ns TPWH1 SCLK pulse width HIGH 60 ns TPWL1 SCLK Pulse width LOW 60 ns TS2 SCE setup time 30 ns TH2 SCE hold time 50 ns TPWH2 SCE minimum high time 50 ns TS3 SD/C setup time 30 ns TH3 SD/C hold time 40 ns TS4 SDIN setup time 30 ns TH4 SDIN hold time 40 ns TS5 SOUT Access Time 100 ns TH5 SOUT Disable Time vs. SCLK 100 ns TH6 SOUT Disable Time vs. SCE 100 ns 1. 2. All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to VIL and VIH with an input voltage swing of VSS to VDD 3. Cb is the capacitive load for each bus line. 4. For bus line loads Cb between 100 and 400pF the timing parameters must be linearly interpolated 5. CVLCD is the filtering Capacitor on VLCDOUTTrise and Tfall (30%-70%) = 10 ns Table 27. AC operation (continued) Symbol Parameter Test condition Min. Typ. Max. Unit F frame f os 960 -------- = |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |