поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

L6713ATR датащи(PDF) 28 Page - STMicroelectronics

номер детали L6713ATR
подробное описание детали  2/3 phase controller with embedded drivers for Intel VR10, VR11 and AMD 6 bit CPUs
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6713ATR датащи(HTML) 28 Page - STMicroelectronics

Back Button L6713ATR Datasheet HTML 24Page - STMicroelectronics L6713ATR Datasheet HTML 25Page - STMicroelectronics L6713ATR Datasheet HTML 26Page - STMicroelectronics L6713ATR Datasheet HTML 27Page - STMicroelectronics L6713ATR Datasheet HTML 28Page - STMicroelectronics L6713ATR Datasheet HTML 29Page - STMicroelectronics L6713ATR Datasheet HTML 30Page - STMicroelectronics L6713ATR Datasheet HTML 31Page - STMicroelectronics L6713ATR Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 64 page
background image
Configuring the device
L6713A
28/64
8
Configuring the device
Number of phases and multiple DACs need to be configured before the system starts-up by
programming the apposite pin PHASE_SEL and SS/LTBG/AMD pin.
The configuration of this pin identifies two main working areas (See Table 12) distinguishing
between compliancy with Intel VR10,VR11 or AMD 6BIT specifications. According to the
main specification considered, further customizations can be done: main differences are
regarding the DAC table, soft-start implementation, protection management and Dynamic
VID Transitions. See Table 13 and See Table 14 for further details about the device
configuration.
8.1
Number of phases selection
L6713A allows to select between two and three phase operation simply using the
PHASE_SEL pin, as shown in the following table.
8.2
DAC selection
L6713A embeds a selectable DAC (through SS/LTBG/AMD pin, See Table 12) that allows to
regulate the output voltage with a tolerance of ±0.5% (±0.6% for AMD DAC) recovering from
offsets and manufacturing variations. In case of selecting Intel mode, the device
automatically introduces a -19 mV (both VRD10.x and VR11) offset to the regulated voltage
in order to avoid any external offset circuitry to worsen the guaranteed accuracy and, as a
consequence, the calculated system TOB.
Note:
When selecting Intel mode, SS/LTBG/AMD pin is used to select both soft-start time and
LTBgain (see dedicated sections).
Table 11.
Number of phases setting
PHASE_SEL pin
Number of phases
Phases used
Floating
2-PHASE
Phase1, Phase3
Short to SGND
3-PHASE
Phase1, Phase2, Phase3
Table 12.
DAC settings (See note)
SS / LTBG / AMD
Resistor (RSSOSC)
vs. SGND
DAC
Soft-start time
LTBgain
OVP
UVP
0 (Short)
AMD
Not
programmable
Fixed
(LTBgain = 2)
1.800 V (typ)
or
Programmable
-750 mV
(typ)
> 2.4 k
Ω
Intel
Programmable
trough RSSOSC
Programmable
trough RSSOSC
(LTBgain
≤ 2)
VID + 175 mV
(typ)
or
programmable
-750 mV
(typ)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com