поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MIC4100 датащи(PDF) 16 Page - Micrel Semiconductor

номер детали MIC4100
подробное описание детали  100V Half Bridge MOSFET Drivers
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICREL [Micrel Semiconductor]
домашняя страница  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MIC4100 датащи(HTML) 16 Page - Micrel Semiconductor

Back Button MIC4100 Datasheet HTML 10Page - Micrel Semiconductor MIC4100 Datasheet HTML 11Page - Micrel Semiconductor MIC4100 Datasheet HTML 12Page - Micrel Semiconductor MIC4100 Datasheet HTML 13Page - Micrel Semiconductor MIC4100 Datasheet HTML 14Page - Micrel Semiconductor MIC4100 Datasheet HTML 15Page - Micrel Semiconductor MIC4100 Datasheet HTML 16Page - Micrel Semiconductor MIC4100 Datasheet HTML 17Page - Micrel Semiconductor MIC4100 Datasheet HTML 18Page - Micrel Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 16 / 18 page
background image
Micrel, Inc.
MIC4100/1
March 2006
16
M9999-031506
HS
HB
HO
Vdd
C
B
LO
Level
shift
HI
LI
Vss
LO
C
Vdd
Low-side drive turn-off
current path
High-side drive turn-on
current path
Turn-Off Current Paths
Figure 10
The following circuit guidelines should be adhered to for
optimum circuit performance:
1. The Vcc and HB bypass capacitors must be
placed close to the supply and ground pins. It is
critical that the etch length between the high side
decoupling capacitor (CB) and the HB & HS pins
be minimized to reduce lead inductance.
2. A ground plane should be used to minimize
parasitic inductance and impedance of the return
paths. The MIC4100 is capable of greater than 2A
peak currents and any impedance between the
MIC4100, the decoupling capacitors and the
external MOSFET will degrade the performance of
the driver.
3. Trace out the high di/dt and dv/dt paths, as shown
in Figures 9 and 10 and minimize etch length and
loop area for these connections. Minimizing these
parameters decreases the parasitic inductance
and the radiated EMI generated by fast rise and
fall times.
A typical layout of a synchronous Buck converter power
stage (Figure 11) is shown in Figure 12.
HS
HB
HO
Vdd
C
B
LO
Level
shift
HI
LI
Vss
Vin
C
VDD
High-Side Fet
Low-Side Fet
HS (switch) Node
Cin
MIC4100
Figure 11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com