поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F280 датащи(PDF) 172 Page - STMicroelectronics

номер детали ST10F280
подробное описание детали  16-BIT MCU WITH MAC UNIT, 512K BYTE FLASH MEMORY AND 18K BYTE RAM
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 датащи(HTML) 172 Page - STMicroelectronics

Back Button ST10F280 Datasheet HTML 168Page - STMicroelectronics ST10F280 Datasheet HTML 169Page - STMicroelectronics ST10F280 Datasheet HTML 170Page - STMicroelectronics ST10F280 Datasheet HTML 171Page - STMicroelectronics ST10F280 Datasheet HTML 172Page - STMicroelectronics ST10F280 Datasheet HTML 173Page - STMicroelectronics ST10F280 Datasheet HTML 174Page - STMicroelectronics ST10F280 Datasheet HTML 175Page - STMicroelectronics ST10F280 Datasheet HTML 176Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 186 page
background image
ST10F280
172/186
Notes: 1. RW-delay and
t
A refer to the next following bus cycle.
2. Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address
changes before the end of RD have no impact on read cycles.
3. Partially tested, guaranteed by design characterization.
t41 CC
Latched CS hold after RD, WR
2 + tF
TCL - 10.5 + tF
–ns
t82 CC
Address setup to RdCS, WrCS
(with RW-delay)
14.5 + 2tA
2 TCL - 10.5 +
2tA
–ns
t83 CC Address setup to RdCS, WrCS
(no RW-delay)
2 + 2tA
TCL - 10.5 + 2tA
–ns
t46 SR
RdCS to Valid Data In
(with RW-delay)
–4 + tC
2 TCL - 21 + tC
ns
t47 SR
RdCS to Valid Data In
(no RW-delay)
16.5 + tC
3 TCL - 21 + tC
ns
t48 CC
RdCS, WrCS Low Time
(with RW-delay)
15.5 + tC
2 TCL - 9.5
+ tC
–ns
t49 CC RdCS, WrCS Low Time
(no RW-delay)
28 + tC
3 TCL - 9.5 + tC
–ns
t50 CC Data valid to WrCS
10 + tC
2 TCL - 15 + tC
–ns
t51 SR
Data hold after RdCS
0–
0
ns
t53 SR
Data float after RdCS
(with RW-delay)
3
16.5 + tF
2 TCL - 8.5 + tF
ns
t68 SR
Data float after RdCS
(no RW-delay)
3
–4 + tF
TCL - 8.5 + tF
ns
t55 CC
Address hold after
RdCS, WrCS
-8.5 + tF
-8.5 + tF
–ns
t57 CC
Data hold after WrCS
2 + tF
TCL - 10.5 + tF
–ns
Table 42 : Demultiplexed Bus Characteristics
Symbol
Parameter
Maximum CPU Clock
= 40MHz
Variable CPU Clock
1/2 TCL = 1 to 40MHz
Minimum
Maximum
Minimum
Maximum



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com