| поискавой системы для электроныых деталей |
|
ST10F280 датащи(PDF) 78 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F280 датащи(HTML) 78 Page - STMicroelectronics |
|
78 / 186 page ![]() ST10F280 78/186 When an external bus mode is enabled, the direc- tion of the port pin and the loading of data into the port output latch are controlled by the bus control- ler hardware. The input of the port output latch is disconnected from the internal bus and is switched to the line labeled “Alternate Data Output” via a multiplexer. The alternate data can be the 16-bit intra-segment address or the 8/16-bit data information. The incoming data on PORT0 is read on the line “Alternate Data Input”. While an external bus mode is enabled, the user software should not write to the port output latch, otherwise unpredict- able results may occur. When the external bus modes are disabled, the contents of the direction register last written by the user becomes active. The Figure 30 shows the structure of a PORT0 pin. Figure 30 : Block Diagram of a PORT0 Pin Direction Latch Write DP0H.y / DP0L.y Read DP0H.y / DP0L.y Port Output Latch Write P0H.y / P0L.y Read P0H.y / P0L.y MUX 0 1 MUX 0 1 Alternate Data Output MUX 0 1 Alternate Direction Input Latch P0H.y P0L.y Output Buffer y = 7...0 Alternate Function Enable Port Data Output CPU Clock |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |