поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FXLS8961AF датащи(PDF) 24 Page - NXP Semiconductors

номер детали FXLS8961AF
подробное описание детали  null3-Axis Low-g Accelerometer
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8961AF датащи(HTML) 24 Page - NXP Semiconductors

Back Button FXLS8961AF Datasheet HTML 20Page - NXP Semiconductors FXLS8961AF Datasheet HTML 21Page - NXP Semiconductors FXLS8961AF Datasheet HTML 22Page - NXP Semiconductors FXLS8961AF Datasheet HTML 23Page - NXP Semiconductors FXLS8961AF Datasheet HTML 24Page - NXP Semiconductors FXLS8961AF Datasheet HTML 25Page - NXP Semiconductors FXLS8961AF Datasheet HTML 26Page - NXP Semiconductors FXLS8961AF Datasheet HTML 27Page - NXP Semiconductors FXLS8961AF Datasheet HTML 28Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 101 page
background image
NXP Semiconductors
FXLS8961AF
3-Axis Low-g Accelerometer
aaa-040845
SCLK
tSET
tHOLD
tHZ
tSCS
tSCLK
tSCLKH
tSCLKL
tDDLY
tHCS
tWCS
High-Impedance
High-Impedance
High-Impedance
SPI_DATA
SPI_MISO
SPI_CS_B
Figure 16. SPI timing diagram (3-wire mode)
14 Operating modes
Mode[1]
I2C/SPI
bus state
VDD
Description
OFF
Unavailable
< 1.71 V
Communication with FXLS8961AF is not possible, but communications with other
devices on the same I2C/SPI bus is possible provided the VDD supply pin is left
floating/unconnected and not connected to GND.
If VDD is not left floating/unconnected, the ESD protection diodes on the interface
pins could become forward biased and clamp the bus, preventing normal
operation.
As soon as the supply reaches 1.71 V, the device BOOT process begins.
BOOT
Unavailable
≥ 1.71 V
BT_MODE = GND:
In this phase, the device is initialized and any default configuration parameters are
loaded from OTP memory. When this phase is complete, the SRC_BOOT bit is
set and a TPULSE-BOOT1 µs pulse may be signaled on either one of the INT1/2 pins
(defaults enabled on the INT1 pin after POR).
BT_MODE = VDD:
In this phase, the device is initialized and any default configuration parameters
are loaded from OTP memory, along with any default Motion Detection function
specific parameters. When the default configuration parameters are loaded from
OTP memory, the SRC_BOOT bit is set and a boot pulse, TPULSE-BOOT2, can be
signaled on the INT2 pin. By default, the boot pulse is routed to INT2 pin and
cannot be routed to INT1 pin.
Table 15. FXLS8961AF operating modes descriptions
FXLS8961AF
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 2.1 — 7 March 2024
24 / 101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com