поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSD813F2 датащи(PDF) 92 Page - STMicroelectronics

номер детали PSD813F2
подробное описание детали  Configurable Memory System on a Chip for 8-Bit Microcontrollers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F2 датащи(HTML) 92 Page - STMicroelectronics

Back Button PSD813F2 Datasheet HTML 88Page - STMicroelectronics PSD813F2 Datasheet HTML 89Page - STMicroelectronics PSD813F2 Datasheet HTML 90Page - STMicroelectronics PSD813F2 Datasheet HTML 91Page - STMicroelectronics PSD813F2 Datasheet HTML 92Page - STMicroelectronics PSD813F2 Datasheet HTML 93Page - STMicroelectronics PSD813F2 Datasheet HTML 94Page - STMicroelectronics PSD813F2 Datasheet HTML 95Page - STMicroelectronics PSD813F2 Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 110 page
background image
PSD835G2
PSD8XX Family
91
-90
-12
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
tLVLX
ALE or AS Pulse Width
22
24
tAVLX
Address Setup Time
(Note 1)
7
9
ns
tLXAX
Address Hold Time
(Note 1)
8
10
ns
tAVWL
Address Valid to Leading
Edge of WR
(Notes 1 and 3)
15
18
ns
t SLWL
CS Valid to Leading Edge of WR
(Note 3)
15
18
ns
t DVWH
WR Data Setup Time
(Note 3)
40
45
ns
t WHDX
WR Data Hold Time
(Notes 3 and 7)
5
8
ns
t WLWH
WR Pulse Width
(Note 3)
40
45
ns
tWHAX1
Trailing Edge of WR to Address Invalid
(Note 3)
8
10
ns
tWHAX2
Trailing Edge of WR to DPLD Address
(Notes 3 and 6)
0
0
ns
Input Invalid
tWHPV
Trailing Edge of WR to Port Output
Valid Using I/O Port Data Register
(Note 3)
33
33
ns
tWLMV
WR Valid to Port Output Valid Using
Micro
⇔Cell Register Preset/Clear
(Notes 3 and 4)
65
70
ns
tDVMV
Data Valid to Port Output Valid
Using Micro
⇔Cell Register Preset/Clear
(Notes 3 and 5)
65
68
ns
tAVPV
Address Input Valid to Address
(Note 2)
30
35
ns
Output Delay
Write Timing (3.0 V to 3.6 V Versions)
NOTES: 1. Any input used to select an internal PSD835G2 function.
2. In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port.
3. WR timing has the same timing as E and DS signals.
4. Assuming data is stable before active write signal.
5. Assuming write is active before data becomes valid.
6. tWHAX2 is Address hold time for DPLD inputs that are used to generate chip selects for internal PSD memory.
7.
tWHDX is 11ns when writing to the Output Micro⇔Cell Registers AB and BC.
Microcontroller Interface – PSD835G2 AC/DC Parameters
(3.0 V to 3.6 V Versions)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com