поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DA7282-00FVC датащи(PDF) 21 Page - Renesas Technology Corp

номер детали DA7282-00FVC
подробное описание детали  LRA/ERM Ultra-Low Power Haptic Driver with Multiple Input Triggers and Integrated Waveform Memory
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA7282-00FVC датащи(HTML) 21 Page - Renesas Technology Corp

Back Button DA7282-00FVC Datasheet HTML 17Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 18Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 19Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 20Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 21Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 22Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 23Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 24Page - Renesas Technology Corp DA7282-00FVC Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 75 page
background image
LRA/ERM Ultra-Low Power Haptic Driver with Multiple Input Triggers and Integrated Waveform Memory
R15DS0041EE0330 Rev.3.30
June 16, 2026
CFR0011-120-00
Page 21
6.2.5
Pulse Width Modulation Mode
PWM mode is used to stream haptic sequences to DA7282 via the GPI_0/PWM input pin where the output drive
level is determined by the duty cycle of the PWM signal. For optimal start-up timing, the PWM input signal needs
to be provided before setting OPERATION_MODE = 2. The PWM duty cycle can be interpreted in two ways as
follows:
If ACCELERATION_EN = 1, the output drive level is equal to the input signal duty cycle multiplied by the voltage
stored in ACTUATOR_NOMMAX. In this case the duty cycle is interpreted as a proportion between 0 % and 100
%, see Figure 31. The automatic Active Acceleration and Rapid Stop (if enabled) features will take the output up
to the voltage in ACTUATOR_ABSMAX and/or reverse the drive level to be negative during level transitions, but
in steady state the final value will always scale to the voltage in ACTUATOR_NOMMAX.
If ACCELERATION_EN = 0, the output drive level is equal to the input signal duty cycle multiplied by the voltage
stored in ACTUATOR_ABSMAX. In this case the duty cycle is interpreted as a proportion between -100 % and
100 % where 50 % duty cycle is 0 %, see Figure 32. When DA7282 is set up to drive an ERM, the negative
value represents a change in drive voltage polarity, while for an LRA it represents a phase shift of 180° in the
drive signal. Negative drive can be used to speed up output acceleration level changes without the use of the
Active Acceleration and Rapid Stop. Note that in the ACCELERATION_EN = 0 case Rapid Stop can still be
enabled if an automatic stop to zero actuator acceleration is required.
NOTE
The output PWM frequency is always independent of the PWM input frequency regardless of whether frequency tracking
is enabled or disabled. To maximize accuracy and minimize power consumption and noise, it is best to keep the input
PWM frequency as low as possible.
The PWM demodulator is rising edge sensitive. The minimum duty cycle that can be used to create the drive
level can be configured in FULL_BRAKE_THR; any duty cycle below that value will produce a 0 % drive level.
During playback streaming in PWM mode, if a 0 % drive level is maintained by applying a 0 % (or 50 % if Active
Acceleration is disabled) duty cycle PWM input, the DA7282 output stage is disabled to save power. Drive is re-
enabled automatically, with one LRA half-period delay, when the duty cycle forces the drive level to be greater
than 0 %.
ACCELERATION_EN = 0,
60% Duty Cycle
ACCELERATION_EN = 0,
90% Duty Cycle
ACCELERATION_EN = 0,
50% Duty Cycle
ACCELERATION_EN = 0,
40% Duty Cycle
ACCELERATION_EN = 0,
10% Duty Cycle
PWM
Signal
DA7282
Output
Figure 9. Example PWM inputs with ACCELERATION_EN = 0
Note the 180° phase difference between driving > 50 % and < 50 %.
6.2.6
Register Triggered Waveform Memory Mode
If sequence consistency or I2C bus availability is a concern, register triggered waveform memory mode (RTWM)
mode can be used to play back previously defined sequences from the Waveform Memory, see Section 6.8, via
I2C register trigger only. Enter this mode by setting OPERATION_MODE = 3.
6.2.6.1
I2C Triggering and Sequence Looping
Sequence selection is done via PS_SEQ_ID with the additional option to loop the sequence up to 16 times using
PS_SEQ_LOOP. To trigger a sequence, set SEQ_START = 1. Once a sequence completes, the event is
reported by dropping the nIRQ pin low and signaling via SEQ_DONE_M.
To repeat a sequence immediately following completion of playback, set SEQ_CONTINUE = 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com