поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

9DB633AFILF датащи(PDF) 3 Page - Renesas Technology Corp

номер детали 9DB633AFILF
подробное описание детали  Six Output Differential Buffer for PCIe Gen3
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

9DB633AFILF датащи(HTML) 3 Page - Renesas Technology Corp

  9DB633AFILF Datasheet HTML 1Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 2Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 3Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 4Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 5Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 6Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 7Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 8Page - Renesas Technology Corp 9DB633AFILF Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
IDT®
Six Output Differential Buffer for PCIe Gen3
1668F—10/20/16
9DB633
Six Output Differential Buffer for PCIe Gen3
3
Datasheet
Pin Description
PIN #
PIN NAME
PIN TYPE
DESCRIPT ION
1
PLL_BW
IN
3.3V input for selecting PLL Band Width
0 = low, 1= high
2
SRC_IN
IN
0.7 V Differential SRC TRUE input
3
SRC_IN#
IN
0.7 V Differential SRC COMPLEMENTARY input
4v OE1#
IN
Activ e low input for enabling DIF pair 1. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
5DIF_0
OUT
0.7V differential true clock output
6
DIF_0#
OUT
0.7V differential Complementary clock output
7
VDD
PWR
Power suppl y, nominal 3.3V
8
GND
IN
Ground pin.
9
DIF_1
OUT
0.7V differential true clock output
10
DIF_1#
OUT
0.7V differential Complementary clock output
11
DIF_2
OUT
0.7V differential true clock output
12
DIF_2#
OUT
0.7V differential Complementary clock output
13
VDD
PWR
Power suppl y, nominal 3.3V
14
SMBDAT
I/O
Data pin of SMBUS c ircuitry, 5V tolerant
15
SMBCLK
IN
Clock pin of SMBUS circuitry, 5V tolerant
16
VDD
PWR
Power suppl y, nominal 3.3V
17
DIF_3#
OUT
0.7V differential Complementary clock output
18
DIF_3
OUT
0.7V differential true clock output
19
DIF_4#
OUT
0.7V differential Complementary clock output
20
DIF_4
OUT
0.7V differential true clock output
21
GND
PWR
Ground pin.
22
VDD
PWR
Power suppl y, nominal 3.3V
23
DIF_5#
OUT
0.7V differential Complementary clock output
24
DIF_5
OUT
0.7V differential true clock output
25
v OE4#
IN
Activ e low input for enabling DIF pair 4. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
26
IREF
OUT
T his pi n establishes the reference for the differential current-mode output pairs. It
requires a fixed precis ion resistor to ground. 475ohm is the s tandard value for
100ohm differential impedance. Other impedances require different v alues. See
data sheet.
27
GNDA
PWR
Ground pin for the PLL c ore.
28
VDDA
PWR
3.3V power for the PLL core.
Note:
Pins preceeded by ' v ' have internal 120K ohm pull down resistors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com