TMS320DM647 datasheet(109/182 Pages) TI

109 / 182 page

6.10.3 EMIFA Electrical Data/Timing

AECLKIN

TMS320DM647/TMS320DM648

Digital Media Processor

www.ti.com

SPRS372B – MAY 2007 – REVISED APRIL 2008

Table 6-40. EMIFA Registers (continued)

HEX ADDRESS RANGE

ACRONYM

0x7000 00A4 - 0x7000 00BC

Reserved

0x7000 00C0

INTRAW

EMIFA Interrupt RAW Register

0x7000 00C4

INTMSK

EMIFA Interrupt Masked Register

0x7000 00C8

INTMSKSET

EMIFA Interrupt Mask Set Register

0x7000 00CC

INTMSKCLR

EMIFA Interrupt Mask Clear Register

0x7000 00D0 - 0x7000 00DC

Reserved

0x7000 00E0 - 0x77FF FFFF

Reserved

Table 6-41. Timing Requirements for AECLKIN for EMIFA(1)(2) (see Figure 6-20)

-720

-900

NO.

UNIT

MIN

MAX

tc(EKI)

Cycle time, AECLKIN

6(3)

16P(4)

tw(EKIH)

Pulse duration, AECLKIN high

2.7

tw(EKIL)

Pulse duration, AECLKIN low

2.7

tt(EKI)

Transition time, AECLKIN

tJ(EKI)

Period Jitter, AECLKIN

0.02E(5)

(1)

The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.

(2)

E = the EMIF input clock (AECLKIN or SYSCLK4) period in ns for EMIFA.

(3)

Minimum AECLKIN cycle times must be met, even when AECLKIN is generated by an internal clock source. Minimum AECLKIN times

are based on internal logic speed; the maximum useable speed of the EMIF may be lower due to AC timing requirements.

(4)

P is P = 1/CPU clock frequency in ns.

(5)

This timing applies only when AECLKIN is used for EMIFA.

Figure 6-20. AECLKIN Timing for EMIFA

Table 6-42. Switching Characteristics Over Recommended Operating Conditions for AECLKOUT for the

EMIFA Module(1)(2)(3) (see Figure 6-21)

-720

-900

NO.

PARAMETER

UNIT

MIN

MAX

tc(EKO)

Cycle time, AECLKOUT

E – 0.7

E + 0.7

tw(EKOH)

Pulse duration, AECLKOUT high

EH – 0.7

EH + 0.7

tw(EKOL)

Pulse duration, AECLKOUT low

EL – 0.7

EL + 0.7

tt(EKO)

Transition time, AECLKOUT

td(EKIH-EKOH)

Delay time, AECLKIN high to AECLKOUT high

td(EKIL-EKOL)

Delay time, AECLKIN low to AECLKOUT low

(1)

E = the EMIF input clock (AECLKIN or SYSCLK4) period in ns for EMIFA.

(2)

The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

(3)

EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMIF input clock period) in ns for EMIFA.

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

109

TMS320DM647 датащи(PDF) 109 Page - Texas Instruments

TMS320DM647 датащи(HTML) 109 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL