| поискавой системы для электроныых деталей |
|
ST7FOXF1 датащи(PDF) 164 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FOXF1 датащи(HTML) 164 Page - STMicroelectronics |
|
164 / 226 page ![]() On-chip peripherals ST7FOXF1, ST7FOXK1, ST7FOXK2 164/226 Figure 77. Data clock timing diagram 10.6.6 Error flags Master mode fault (MODF) Master mode fault occurs when the master device’s SS pin is pulled low. When a Master mode fault occurs: ● The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set. ● The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral. ● The MSTR bit is reset, thus forcing the device into slave mode. Clearing the MODF bit is done through a software sequence: SCK MSBit Bit 6 Bit 5 Bit 4 Bit3 Bit 2 Bit 1 LSBit MSBit Bit 6 Bit 5 Bit 4 Bit3 Bit 2 Bit 1 LSBit MISO (from master) MOSI (from slave) SS (to slave) CAPTURE STROBE CPHA = 1 MSBit Bit 6 Bit 5 Bit 4 Bit3 Bit 2 Bit 1 LSBit MSBit Bit 6 Bit 5 Bit 4 Bit3Bit 2Bit 1 LSBit MISO (from master) MOSI SS (to slave) CAPTURE STROBE CPHA = 0 Note: This figure should not be used as a replacement for parametric information. Refer to the Electrical Characteristics chapter. (from slave) (CPOL = 1) SCK (CPOL = 0) SCK (CPOL = 1) SCK (CPOL = 0) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |