поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST7FOXF1 датащи(PDF) 160 Page - STMicroelectronics

номер детали ST7FOXF1
подробное описание детали  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7FOXF1 датащи(HTML) 160 Page - STMicroelectronics

Back Button ST7FOXF1 Datasheet HTML 156Page - STMicroelectronics ST7FOXF1 Datasheet HTML 157Page - STMicroelectronics ST7FOXF1 Datasheet HTML 158Page - STMicroelectronics ST7FOXF1 Datasheet HTML 159Page - STMicroelectronics ST7FOXF1 Datasheet HTML 160Page - STMicroelectronics ST7FOXF1 Datasheet HTML 161Page - STMicroelectronics ST7FOXF1 Datasheet HTML 162Page - STMicroelectronics ST7FOXF1 Datasheet HTML 163Page - STMicroelectronics ST7FOXF1 Datasheet HTML 164Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 226 page
background image
On-chip peripherals
ST7FOXF1, ST7FOXK1, ST7FOXK2
160/226
Figure 74.
Single master/ single slave application
Slave select management
As an alternative to using the SS pin to control the Slave Select signal, the application can
choose to manage the Slave Select signal by software. This is configured by the SSM bit in
the SPICSR register (see Figure 76).
In software management, the external SS pin is free for other application uses and the
internal SS signal level is driven by writing to the SSI bit in the SPICSR register.
In Master mode:
SS internal must be held high continuously
In Slave mode:
There are two cases depending on the data/clock timing relationship (see Figure 75):
If CPHA = 1 (data latched on second clock edge):
SS internal must be held low during the entire transmission. This implies that in single
slave applications the SS pin either can be tied to VSS, or made free for standard I/O by
managing the SS function by software (SSM = 1 and SSI = 0 in the SPICSR register)
If CPHA = 0 (data latched on first clock edge):
SS internal must be held low during byte transmission and pulled high between each
byte to allow the slave to write to the shift register. If SS is not pulled high, a Write
Collision error will occur when the slave writes to the shift register (see Section : Write
collision error (WCOL)).
8-BIT SHIFT REGISTER
SPI
CLOCK
GENERATOR
8-BIT SHIFT REGISTER
MISO
MOSI
MOSI
MISO
SCK
SCK
SLAVE
MASTER
SS
SS
+5V
MSBit
LSBit
MSBit
LSBit
Not used if SS is managed
by software



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com