M29W008AT datasheet(17/30 Pages) STMICROELECTRONICS

17 / 30 page

17/30

M29W008AT, M29W008AB

Table 18. Write AC Characteristics, W Controlled

(TA = 0 to 70°C, –20 to 85°C or –40 to 85°C)

Note: 1. Sampled only, not 100% tested.

2. This timing is for Temporary Block Unprotection operation.

Symbol

Alt

Parameter

M29W008AT / M29W008AB

Unit

100

120

VCC = 2.7V to 3.6V

CL = 30pF

VCC = 2.7V to 3.6V

CL = 30pF

Min

Max

Min

Max

tAVAV

tWC

Address Valid to Next Address Valid

100

120

tAVWL

tAS

Address Valid to Write Enable Low

tDVWH

tDS

Input Valid to Write Enable High

tELWL

tCS

Chip Enable Low to Write Enable Low

tGHWL

Output Enable High to Write Enable Low

tPHPHH

(1, 2)

tVIDR

RP Rise Time to VID

500

tPHWL

(1)

tRSP

RP High to Write Enable Low

µs

tPLPX

tRP

RP Pulse Width

500

tVCHEL

tVCS

VCC High to Chip Enable Low

µs

tWHDX

tDH

Write Enable High to Input Transition

tWHEH

tCH

Write Enable High to Chip Enable High

tWHGL

tOEH

Write Enable High to Output Enable Low

tWHRL

(1)

tBUSY

Program Erase Valid to RB Delay

tWHWL

tWPH

Write Enable High to Write Enable Low

tWLAX

tAH

Write Enable Low to Address Transition

tWLWH

tWP

Write Enable Low to Write Enable High

During the execution of the erase by the P/E.C.,

the memory accepts only the Erase Suspend ES

and Read/Reset RD instructions. Data Polling bit

DQ7 returns ’0’ while the erasure is in progress

and ’1’ when it has completed. The Toggle bit DQ2

and DQ6 toggle during the erase operation. They

stop when erase is completed. After completion

the Status Register bit DQ5 returns ’1’ if there has

been an erase failure. In such a situation, the Tog-

gle bit DQ2 can be used to determine which block

is not correctly erased. In the case of erase failure,

a Read/Reset RD instruction is necessary in order

to reset the P/E.C.

Chip Erase (CE) Instruction. This

instruction

uses six write cycles. The Erase Set-up command

80h is written to address 555h on the third cycle af-

ter the two Coded cycles. The Chip Erase Confirm

command 10h is similarly written on the sixth cycle

after another two Coded cycles. If the second

command given is not an erase confirm or if the

Coded cycles are wrong, the instruction aborts

and the device is reset to Read Array. It is not nec-

essary to program the array with 00h first as the P/

E.C. will automatically do this before erasing it to

FFh. Read operations after the sixth rising edge of

W or E output the Status Register bits. During the

execution of the erase by the P/E.C., Data Polling

bit DQ7 returns ’0’, then ’1’ on completion. The

Toggle bits DQ2 and DQ6 toggle during erase op-

eration and stop when erase is completed. After

completion the Status Register bit DQ5 returns ’1’

if there has been an Erase Failure.

M29W008AT датащи(PDF) 17 Page - STMicroelectronics

M29W008AT датащи(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

датащи скачать

ссылки URL