TAS5706PAPR datasheet(48/62 Pages) TI

48 / 62 page

www.ti.com

MODULATION LIMIT REGISTER (0x10)

INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, 0x14, 0x15, 0x16)

OFFSET REGISTER (0x17)

TAS5706

SLOS550A – DECEMBER 2007 – REVISED DECEMBER 2007

Set modulation limit. See the appropriate power stage data sheet for recommended modulation limits.

Table 12. Modulation Limit Register (0x10)

LIMIT

MIN WIDTH [DCLKs]

MODULATION LIMIT

[DCLKs]

–

99.2%

–

98.4%

–

97.7%

–

96.9%

–

96.1%

–

95.3%

–

94.5%

–

93.8%

Internal PWM Channels 1, 2, 3, 4, 5, and 6 are mapped into registers 0x11, 0x12 ,0x13, 0x14, 0x15, and 0x16.

Table 13. Channel Interchannel Delay Register Format

BITS DEFINITION

FUNCTION

Minimum absolute delay, 0 DCLK cycles, default for

channel 0 (1)

Maximum positive delay, 31

× 4 DCLK cycles

Maximum negative delay, –32

× 4 DCLK cycles

Unused bits

SUBADDRESS

Delay = (value)

× 4 DCLKs

0x11

Default value for channel 1 (1)

0x12

Default value for channel 2 (1)

0x13

Default value for channel 3 (1)

0x14

Default value for channel 4 (1)

0x15

Default value for channel 5 (1)

–12

0x16

Default value for channel 6 (1)

-28

(1)

Default values are in bold.

The offset register is mapped into 0x17.

Table 14. Channel Offset Register Format

FUNCTION

Minimum absolute offset, 0 DCLK cycles, default for channel 0 (1)

Maximum absolute offset, 255 DCLK cycles

(1)

Default values are in bold.

Submit Documentation Feedback

Product Folder Link(s): TAS5706

TAS5706PAPR датащи(PDF) 48 Page - Texas Instruments

TAS5706PAPR датащи(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

датащи скачать

ссылки URL