SN0400ALK-DC datasheet(29/126 Pages) TI2

29 / 126 page

4.12 Typical Characteristics

4.12.1 TX Typical Characteristics 800MHz

Typical values at TA = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, fDAC =

11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with fREF = 491.52MHz, AOUT =

–1dBFS, DSA = 0dB, Sin(x)/x enabled, DSA calibrated

Output Frequency (MHz)

600

750

900

1050

1200

1350

1500

-2

-1

fDAC=5898.24MSPS, straight mode

fDAC=5898.24MSPS, interleave mode

fDAC=8847.36MSPS, straight mode

fDAC=8847.36MSPS, interleave mode

fDAC=11796.48MSPS, straight mode

fDAC=11796.48MSPS, interleave mode

including PCB and cable losses, Aout = -0.5dFBS, DSA = 0,

0.8GHz matching

Figure 4-1. TX Output Fullscale vs Output Frequency

Temperature (Cq)

-40

-15

105

2.5

3.5

4.5

5.5

6.5

fdac=5898.24MSPS, straight mode

fdac=5898.24MSPS, interleaved mode

fdac=8847.36MSPS, straight mode

fdac=8847.36MSPS, interleaved mode

fdac=11796.48MSPS, interleaved mode

including PCB and cable losses, Aout = -0.5dFBS, DSA = 0,

0.8GHz matching

Figure 4-2. TX Output Fullscale vs Temperature

DSA (dB)

-35

-30

-25

-20

-15

-10

-5

1TX

2TX

3TX

4TX

fDAC = 11796.48MSPS, interleave mode, Aout = -0.5dFBS,

matching 0.8GHz

Figure 4-3. TX Output Power vs DSA Setting and Channel at

0.85GHz

DSA (dB)

-0.05

-0.04

-0.03

-0.02

-0.01

0.01

0.02

0.03

0.04

0.05

1TX

2TX

3TX

4TX

fDAC = 5898.24MSPS, interleave mode, matching at 0.8GHz

Differential Gain Error = POUT(DSA Setting – 1) – POUT(DSA

Setting) + 1

Figure 4-4. TX Uncalibrated Differential Gain Error vs DSA

Setting and Channel at 0.85GHz

DSA (dB)

-0.05

-0.04

-0.03

-0.02

-0.01

0.01

0.02

0.03

0.04

0.05

1TX

2TX

3TX

4TX

fDAC = 5898.24MSPS, interleave mode, matching at 0.8GHz

Differential Gain Error = POUT(DSA Setting – 1) – POUT(DSA

Setting) + 1

Figure 4-5. TX Calibrated Differential Gain Error vs DSA Setting

and Channel at 0.85GHz

DSA (dB)

0.05

0.1

0.15

0.2

0.25

0.3

0.35

1TX

2TX

3TX

4TX

fDAC = 5898.24MSPS, interleave mode, matching at 0.8GHz

Integrated Gain Error = POUT(DSA Setting ) – POUT(DSA

Setting = 0) + DSA Settings

Figure 4-6. TX Uncalibrated Integrated Gain Error vs DSA

Setting and Channel at 0.85GHz

www.ti.com

AFE7950-SP

SBASAG7A – MARCH 2024 – REVISED AUGUST 2024

Submit Document Feedback

Product Folder Links: AFE7950-SP

SN0400ALK-DC датащи(PDF) 29 Page - Texas Instruments

SN0400ALK-DC датащи(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL