CY23FS04
Document #: 38-07304 Rev. *C
Page 10 of 12
Table 5. Electrical Characteristics for FailSafe Commercial/Industrial Temperature Devices
Parameter
Description
Test Conditions
Min.
Typ.
Max.
Unit
VIL
Input Low Voltage
CMOS Levels, 30% of VDD
0.3 × VDD
V
VIH
Input High Voltage
CMOS Levels, 70% of VDD
0.7 × VDD
V
IIL
Input Low Current
VIN = VSS (100k pull-up only)
50
µA
IIH
Input High Current
VIN = VDD (100k pull-down only)
50
µA
IOL
Output Low Current
VOL = 0.5V, VDD = 2.5V
18
mA
VOL = 0.5V, VDD = 3.3V
20
mA
IOH
Output High Current VOH = VDD – 0.5V, VDD = 2.5V
18
mA
VOH = VDD – 0.5V, VDD = 3.3V
20
mA
IDDQ
Quiescent Current
All inputs grounded, PLL and DCXO in
bypass mode, Reference Input = 0
250
µA
Table 6. Switching Characteristics for FailSafe Commercial/Industrial Temperature Devices
Parameter[8]
Description
Test Conditions
Min.
Max.
Unit
fREF
Reference Frequency
Commercial/Industrial Grades
4.17
170
MHz
fOUT
Output Frequency
15-pF Load, Commercial/Industrial Grades
4.17
170
MHz
fXIN
DCXO Frequency
8.0
30
MHz
tDC
Duty Cycle
Measured at VDD/2
47
53
%
tSR(I)
Input Slew Rate
Measured on REF1 Input, 30% to 70% of VDD
0.5
4.0
V/ns
tSR(O)
Output Slew Rate
Measured from 20% to 80% of VDD = 3.3V, 15 pF
Load
0.8
4.0
V/ns
Measured from 20% to 80% of VDD = 2.5V, 15 pF
Load
0.4
3.0
V/ns
tSK(O)
Output to Output Skew
All outputs equally loaded, measured at VDD/2
200
ps
tSK(PP)
Part to Part Skew
Measured at VDD/2
500
ps
t(φ)[7]
Static Phase Offset
Measured at VDD/2
250
ps
tD(φ)[7]
Dynamic Phase Offset
Measured at VDD/2
200
ps
tJ(CC)
Cycle-to-cycle Jitter
Load = 15 pF, fOUT ≥ 6.25 MHz
200
ps
35
psRMS
Ordering Information
Part Number
Package Type
Product Flow
CY23FS04ZI
16-Pin TSSOP
Industrial, –40°C to 85°C
CY23FS04ZIT
16-Pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY23FS04ZC
16-Pin TSSOP
Commercial, 0°C to 70°C
CY23FS04ZCT
16-Pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
Lead-free
CY23FS04ZXI
16-Pin TSSOP
Industrial, –40°C to 85°C
CY23FS04ZXIT
16-Pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY23FS04ZXC
16-Pin TSSOP
Commercial, 0°C to 70°C
CY23FS04ZXCT
16-Pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
Notes:
7. The
t(φ) reference feedback input delay is guaranteed for a maximum 4:1 input edge ratio between the two signals as long as tSR(I) is maintained.
8. Parameters guaranteed by design and characterization, not 100% tested in production.
9. Includes typical board trace capacitance of 6–7pF each XIN, XOUT.
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
