поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADC0808 датащи(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали ADC0808
подробное описание детали  8-Bit uP Compatible A/D Converters with 8-Channel Multiplexer
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC0808 датащи(HTML) 4 Page - National Semiconductor (TI)

  ADC0808 Datasheet HTML 1Page - National Semiconductor (TI) ADC0808 Datasheet HTML 2Page - National Semiconductor (TI) ADC0808 Datasheet HTML 3Page - National Semiconductor (TI) ADC0808 Datasheet HTML 4Page - National Semiconductor (TI) ADC0808 Datasheet HTML 5Page - National Semiconductor (TI) ADC0808 Datasheet HTML 6Page - National Semiconductor (TI) ADC0808 Datasheet HTML 7Page - National Semiconductor (TI) ADC0808 Datasheet HTML 8Page - National Semiconductor (TI) ADC0808 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
Electrical Characteristics (Continued)
Digital Levels and DC Specifications: ADC0808CJ 4.5V
≤V
CC≤5.5V, −55˚C≤TA≤+125˚C unless otherwise noted
ADC0808CCJ, ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, 4.75
≤V
CC≤5.25V, −40˚C≤TA≤+85˚C unless
otherwise noted
Symbol
Parameter
Conditions
Min
Typ
Max
Units
DATA OUTPUTS AND EOC (INTERRUPT)
V
OUT(1)
Logical “1” Output Voltage
I
O=−360 µA
V
CC−0.4
V
V
OUT(0)
Logical “0” Output Voltage
I
O=1.6 mA
0.45
V
V
OUT(0)
Logical “0” Output Voltage EOC
I
O=1.2 mA
0.45
V
I
OUT
TRI-STATE Output Current
V
O=5V
3
µA
V
O=0−3
µA
Electrical Characteristics
Timing Specifications V
CC=VREF(+)=5V, VREF(−)=GND, tr=tf=20 ns and TA=25˚C unless otherwise noted.
Symbol
Parameter
Conditions
MIn
Typ
Max
Units
t
WS
Minimum Start Pulse Width
(
Figure 5)
100
200
ns
t
WALE
Minimum ALE Pulse Width
(
Figure 5)
100
200
ns
t
s
Minimum Address Set-Up Time
(
Figure 5)25
50
ns
t
H
Minimum Address Hold Time
(
Figure 5)25
50
ns
t
D
Analog MUX Delay Time
R
S=0Ω (Figure 5)
1
2.5
µS
From ALE
t
H1,tH0
OE Control to Q Logic State
C
L=50 pF, RL=10k (Figure 8)
125
250
ns
t
1H,t0H
OE Control to Hi-Z
C
L=10 pF, RL=10k (Figure 8)
125
250
ns
t
c
Conversion Time
f
c=640 kHz, (Figure 5) (Note 7)
90
100
116
µS
f
c
Clock Frequency
10
640
1280
kHz
t
EOC
EOC Delay Time
(
Figure 5)
0
8+2 µS
Clock
Periods
C
IN
Input Capacitance
At Control Inputs
10
15
pF
C
OUT
TRI-STATE Output
At TRI-STATE Outputs
10
15
pF
Capacitance
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating
the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to GND, unless othewise specified.
Note 3: A zener diode exists, internally, from VCC to GND and has a typical breakdown voltage of 7 VDC.
Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater
than the VCCn supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog VIN does not exceed the supply voltage by more
than 100 mV, the output code will be correct. To achieve an absolute 0VDC to 5VDC input voltage range will therefore require a minimum supply voltage of 4.900 VDC
over temperature variations, initial tolerance and loading.
Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See
Figure 2. None of these A/Ds requires a zero or full-scale adjust. How-
ever, if an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages
can be adjusted to achieve this. See
Figure 13.
Note 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little
temperature dependence (
Figure *NO TGT: fig NS0592*). See paragraph 4.0.
Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.
Note 8: Human body model, 100 pF discharged through a 1.5 k
Ω resistor.
www.national.com
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com