| поискавой системы для электроныых деталей |
|
TRF2001PVBAR датащи(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TRF2001PVBAR датащи(HTML) 7 Page - Texas Instruments |
|
7 / 28 page ![]() at TA = 25°C, VCC_PA = 3.3V, VCC = 3.3V, f = 915MHz, RX_FLT shorted to LNA_IN, RF transmit specification from PA_IN to ANT pin, RF receive specifications from ANT to LNA_OUT pin, 50Ω source and load at input and output RF pins respectively, measured on EVM and de-embedded up to the device pins (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DC SPECIFICATIONS ICC_PA VCC_PA supply current TX mode PO = 27dBm 318 mA PO = 24dBm 228 No RF 58 RX mode, PIN = –27dBm 0.3 ICC VCC supply current TX mode PO = 27dBm 42 mA PO = 24dBm 20 No RF 7 RX mode, PIN = –27dBm 10 Powerdown supply current(2) No RF 0.05 1 µA DIGITAL CONTROL LOGIC SPECIFICATIONS VIH High voltage threshold With respect to GND High (logic 1) 1.6 3.3 3.45 V VIL Low voltage threshold Low (logic 0) 0 0.5 V IIH Pin-high input current Pin voltage = 3.3V 1 µA IIL Pin-low input current Pin voltage = 0V 1 µA (1) No external filter on ANT pin. Refer to Figure 5-4 for higher order harmonic performance. (2) Sum of currents into the VCC_PA and VCC pins. 5.6 Timing Requirements MIN NOM MAX UNIT RF TRANSMIT tON Turn-on time: time for RF output power at ANT to reach 90% of final value from 50% of CTR edge 1.4 µs tOFF Turn-off time: time for RF output power at ANT to reach 10% of final value from 50% of CTR edge 0.4 µs RF RECEIVE tON Turn-on time: time for RF output power at LNA_OUT to reach 90% of final value from 50% of CTR edge 0.7 µs tOFF Turn-off time: time for RF output power at LNA_OUT to reach 10% of final value from 50% of CTR edge 0.1 µs 5.7 Digital Mode Control Logic Device Pin Configuration Description CEN CIB CTR 1 0 0 Not supported 1 1 0 RX path enabled (RF receive), TX PA powered down 1 0 1 Not supported 1 1 1 TX path enabled (RF transmit) 0 X(1) X(1) Device in powered down state 0 0 0 Guaranteed powered down supply current state (1) Pin logic is ignored www.ti.com TRF2001P SLOSEA9 – DECEMBER 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: TRF2001P |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |