AD628ARM datasheet(16/20 Pages) AD

16 / 20 page

AD628

Rev. G | Page 16 of 20

APPLICATIONS INFORMATION

GAIN ADJUSTMENT

The AD628 system gain is provided by an architecture

consisting of two amplifiers (see Figure 29). The gain of the

input stage is fixed at 0.1; the output buffer is user adjustable

as GA2 = 1 + REXT1/REXT2. The system gain is then

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛

EXT2

EXT1

TOTAL

0.1

(1)

At a 2 nA maximum, the input bias current of the buffer amplifier

is very low and any offset voltage induced at the buffer amplifier

by its bias current may be neglected (2 nA × 10 kΩ = 20 μV).

However, to absolutely minimize bias current effects, select

REXT1 and REXT2 so that their parallel combination is 10 kΩ. If

practical resistor values force the parallel combination of REXT1

and REXT2 below 10 kΩ, add a series resistor (REXT3) to make up

for the difference. Table 5 lists several values of gain and

corresponding resistor values.

Table 5. Nearest Standard 1% Resistor Values for

Various Gains (see Figure 29)

Total Gain

(V/V)

A2 Gain

(V/V)

REXT1 (Ω)

REXT2 (Ω)

REXT3 (Ω)

0.1

10 k

∞

0.2

20 k

0.25

2.5

25.9 k

18.7 k

0.5

49.9 k

12.4 k

100 k

11 k

200 k

10.5 k

499 k

10.2 k

100

1 M

10.2 k

To set the system gain to <0.1, create an attenuator by placing

Resistor REXT4 from Pin 4 (CFILT) to the reference voltage. A

divider is formed by the 10 kΩ resistor that is in series with the

positive input of A2 and Resistor REXT4. A2 is configured for

unity gain.

Using a divider and setting A2 to unity gain yields

kΩ

0.1

⎟

⎠

⎞

⎜

⎝

⎛

EXT4

DIVIDER

INPUT VOLTAGE RANGE

VREF and the supply voltage determine the common-mode

input voltage range. The relation is expressed by

REF

UPPER

)

–

(

−

≤

(2)

REF

)

(

LOWER

−

≥

−

where:

VS+ is the positive supply.

VS− is the negative supply.

1.2 V is the headroom needed for suitable performance.

Equation 2 provides a general formula for calculating the

common-mode input voltage range. However, keep the AD628

within the maximum limits listed in Table 1 to maintain

optimal performance. This is illustrated in Figure 30 where the

maximum common-mode input voltage is limited to ±120 V.

Figure 31 shows the common-mode input voltage bounds for

single-supply voltages.

–200

–150

–100

–50

100

150

200

010

SUPPLY VOLTAGE (±V)

MAXIMUM INPUT COMMON-MODE

VOLTAGE WHEN VREF = GND

Figure 30. Input Common-Mode Voltage vs. Supply Voltage

for Dual Supplies

–80

–60

–40

–20

100

010

SINGLE-SUPPLY VOLTAGE (V)

MAXIMUM INPUT COMMON-MODE

VOLTAGE WHEN VREF = MIDSUPPLY

Figure 31. Input Common-Mode Voltage vs.

Supply Voltage for Single Supplies

AD628ARM датащи(PDF) 16 Page - Analog Devices

AD628ARM датащи(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

датащи скачать

ссылки URL