UCD3138A64 datasheet(13/84 Pages) TI2

13 / 84 page

UCD3138128, UCD3138A64

www.ti.com

SLUSBZ8B – JUNE 2014 – REVISED FEBRUARY 2017

Product Folder Links: UCD3138128 UCD3138A64

Submit Documentation Feedback

Electrical Characteristics (continued)

V33A = V33D = V33DIO = 3.3V; 1μF from BP18 to DGND, TJ = –40°C to 125°C (unless otherwise noted)

PARAMETER

TEST CONDITION

MIN

TYP

MAX

UNIT

(6)

Ambient temperature offset value from the TEMPSENCTRL register should be used to meet accuracy.

(7)

Available from reference DACs for comparators D, E, F and G.

Brownout

Internal signal warning of brownout

conditions

2.9

TEMPERATURE SENSOR(1)

VTEMP

Voltage range of sensor

1.46

2.44

Voltage resolution

Volts/°C

6.3

mV/ºC

Temperature resolution

Degree C per bit

0.0969

ºC/LSB

Accuracy(1)(6)

-40°C to 125°C

–10

±5

ºC

Temperature range

-40°C to 125°C

–40

125

ºC

ITEMP

Current draw of sensor when active

μA

VAMB

Ambient temperature

Trimmed 25°C reading

1.87

ANALOG COMPARATOR

DAC

Reference DAC Range

2.5

Reference Voltage

2.478

2.5

2.513

Bits

bits

INL(1)

–0.42

0.21

LSB

DNL(1)

0.06

0.12

LSB

Offset

–5.5

19.5

Reference DAC buffered output load(7)

0.5

Buffer offset (-0.5 mA)

8.3

Buffer offset (1.0 mA)

RTC INTERFACE

fRTC

RTC external input frequency

MHz

(1)

Characterized by design and not production tested.

(2)

Time from close of error ADC sample window to time when digitally calculated control effort (duty cycle) is available. This delay, which

has no variation associated with it, must be accounted for when calculating the system dynamic response.

8.6 Timing Characteristics

V33A = V33D = V33DIO = 3.3V; 1μF from BP18 to DGND, TJ = –40°C to 125°C (unless otherwise noted)

PARAMETER

TEST CONDITION

MIN

TYP

MAX

UNIT

EADC DAC

Settling Time

From 10% to 90%

250

ADC12

ADC single sample conversion time(1)

ADC_SAMPLING_SEL= 6 or 0

3.9

μs

SYSTEM PERFORMANCE

TWD

Watchdog time out resolution

Total time is: TWD x

(WDCTRL.PERIOD+1)

10.5

13.3

Time to disable DPWM output based on

active FAULT pin signal

High level on FAULT pin

Flash Read

MCLKs

tDelay

Digital filter delay(2)

(1 clock = 32ns)

MCLKs

Retention period of flash content (data

retention and program)

TJ = 25°C

100

years

Program time to erase one page or block in

data flash or program flash

Program time to write one word in program

flash

µs

UCD3138A64 датащи(PDF) 13 Page - Texas Instruments

UCD3138A64 датащи(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

датащи скачать

ссылки URL