| поискавой системы для электроныых деталей |
|
M41ST87WMX6TR датащи(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M41ST87WMX6TR датащи(HTML) 24 Page - STMicroelectronics |
|
24 / 54 page ![]() Operating modes M41ST87W 24/54 DocID9497 Rev 11 Table 6: Tamper detect timing Symbol Parameter CLRPW1 CLRPW0 Min Typ Max Unit tCLRD (1) Tamper RAM clear ext delay X X 1.0 (2) 1.5 2.0 ms tCLR Tamper clear timing 0 0 1 s 0 1 4 s 1 0 8 s 1 1 16 s Notes: (1)With input capacitance = 70 pF and resistance = 50 Ω. (2) If the OF bit is set, tCLRD(min) = 0.5 ms. Figure 20: RAM clear hardware hookup (SOX28 package only) 1. Most inverting charge pumps drive OUT to ground when device shut down is enabled ( SHDN=logiclow).Therefore,ann-channelenhancementmodeMOSFETshouldbe used to isolate the OUT pin from the VOUT of the M41ST87. 2. In order to avoid turning on an on-chip parasitic diode when driving VOUT negative, a p- channel enhancement mode MOSFET should be used to isolate the VOUT pin from the negative voltage generated by the inverting charge pump. VCC PFO1 EX SCL M41ST87Y/W WDI RSTIN1 RSTIN2 PFI1 PFI2 VSS VBAT F32k IRQ/OUT SQW/FT RST VOUT ECON SDA CAP+ CAP– Inverting Charge Pump SHDN OUT IN TP1IN TPCLR TP2IN Pushbutton Reset PFO2 Low-Power SRAM VCC Negative Output (–1 x VIN) E To RST To LED Display (2) (1) To NMI To INT To 32kHz Inhibit 5V Regulator VCC VIN |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |