поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LP8733-Q1 датащи(PDF) 25 Page - Texas Instruments

номер детали LP8733-Q1
подробное описание детали  LP8733xx-Q1 Dual High-Current Buck Converter and Dual Linear Regulator
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

LP8733-Q1 датащи(HTML) 25 Page - Texas Instruments

Back Button LP8733-Q1 Datasheet HTML 21Page - Texas Instruments LP8733-Q1 Datasheet HTML 22Page - Texas Instruments LP8733-Q1 Datasheet HTML 23Page - Texas Instruments LP8733-Q1 Datasheet HTML 24Page - Texas Instruments LP8733-Q1 Datasheet HTML 25Page - Texas Instruments LP8733-Q1 Datasheet HTML 26Page - Texas Instruments LP8733-Q1 Datasheet HTML 27Page - Texas Instruments LP8733-Q1 Datasheet HTML 28Page - Texas Instruments LP8733-Q1 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 86 page
background image
Enable
Time
Voltage
Resistive pull-down
(if enabled)
LDOx_VSET[4:0]
INT_LDO(LDOx_PG_INT)
nINT
Host clears
interrupts
Powergood
interrupts
Powergood
LDO_STAT(LDOx_PG_STAT)
0
0
1
Voltage decrease because of load
LDO_STAT(LDOx_STAT)
0
0
1
0
1
1
0
0
1
0 1
0
LDO_MASK(LDOx_PGF_MASK) = 0
LDO_MASK(LDOx_PGR_MASK) = 0
1
0
Figure 7-7. LDO Regulator Enable and Disable
The EN input pin has an integrated pulldown resistor. The pulldown resistor is controlled with the EN_PD bit in
the CONFIG register.
7.3.5.2 Changing Output Voltage
The output voltage of the regulator can be changed by writing to the BUCKx_VOUT and LDOx_VOUT register.
The voltage change for the buck regulator is always slew-rate controlled, and the slew-rate is defined by the
BUCKx_SLEW_RATE[2:0] bits in the BUCKx_CTRL_2 register. During voltage change, the forced PWM mode is
used automatically. If the dual-phase operation is forced by the BUCK0_FPWM_MP bit in the BUCK0_CTRL_1
register, the regulator operates in dual-phase mode. If the dual-phase operation is not forced, the number of
phases are added and shedded automatically to follow the required slew rate. When the programmed output
voltage is achieved, the mode becomes the one defined by the load current, the BUCKx_FPWM bit in the
BUCKx_CTRL_1 register, and the BUCK0_FPWM_MP bit.
The voltage change and Power-Good interrupts are shown in Figure 7-8.
www.ti.com
LP8733-Q1
SNVSB64A – JUNE 2019 – REVISED JUNE 2021
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
25
Product Folder Links: LP8733-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com