поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPC582B54E3 датащи(PDF) 39 Page - STMicroelectronics

номер детали SPC582B54E3
подробное описание детали  SPC58 2B Line - 32 bit Power Architecture automotive MCU Single core 80Mhz, 1MByte Flash, ASIL-B
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC582B54E3 датащи(HTML) 39 Page - STMicroelectronics

Back Button SPC582B54E3 Datasheet HTML 35Page - STMicroelectronics SPC582B54E3 Datasheet HTML 36Page - STMicroelectronics SPC582B54E3 Datasheet HTML 37Page - STMicroelectronics SPC582B54E3 Datasheet HTML 38Page - STMicroelectronics SPC582B54E3 Datasheet HTML 39Page - STMicroelectronics SPC582B54E3 Datasheet HTML 40Page - STMicroelectronics SPC582B54E3 Datasheet HTML 41Page - STMicroelectronics SPC582B54E3 Datasheet HTML 42Page - STMicroelectronics SPC582B54E3 Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 111 page
background image
DS11597 Rev 5
39/111
SPC582B60x, SPC582B54x, SPC582B50x
Electrical characteristics
40
|ΔPLL0PHI1SPJ|4
CC
D
PLL0_PHI1 single period
jitter
fPLL0IN = 20 MHz
(resonator)
fPLL0PHI1 = 40 MHz,
6-sigma pk-pk
—
—
300(5)
ps
ΔPLL0LTJ4
CC
D
PLL0 output long term
jitter5
fPLL0IN = 20 MHz
(resonator), VCO
frequency = 800 MHz
10 periods
accumulated jitter
(80 MHz equivalent
frequency), 6-sigma
pk-pk
—
—
±250
ps
16 periods
accumulated jitter
(50 MHz equivalent
frequency), 6-sigma
pk-pk
—
—
±300
ps
long term jitter
(< 1 MHz equivalent
frequency), 6-sigma
pk-pk)
—
—
±500
ps
IPLL0
CC
D PLL0 consumption
FINE LOCK state
—
—
6
mA
1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted
when using internal RCOSC or external oscillator is used in functional mode.
2. Refer to Section 4.3: Operating conditions for the maximum operating frequency.
3. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency
limit set for PLL1 (87.5 MHz, according to Table 20).
4. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to
the output CLKOUT pin.
5. VDD_LV noise due to application in the range VDD_LV = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be
filtered.
Table 19. PLL0 electrical characteristics (continued)
Symbol
C
Parameter
Conditions
Value
Unit
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com