ADS5294IPFP datasheet(36/82 Pages) TI2

36 / 82 page

ADS5294

SLAS776E – NOVEMBER 2011 – REVISED APRIL 2018

www.ti.com

Product Folder Links: ADS5294

Submit Documentation Feedback

NOTE

For certain sampling frequencies, there are two PLL states possible, both of which are

stable. In such cases, the higher PLL state results in a better set-up time compared to a

lower PLL state. For example, at 80 MSPS, with decimation by 2 enabled, the PLL may be

in states 3 or 4. However, the set-up time value specified in LVDS Timing at Different

Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter

Enabled (0.43 ns minimum) is in PLL state 4. In state 3, the set-up time is reduced further

by 100 ps typically, with a corresponding increase in the hold time.

Table 2. PLL Configuration When Decimation is Disabled

ADC Fs (MSPS)

FUNCTION

≤ 12

Disable PLL auto state switch and put

PLL in state 1

0xD1

0x0040

≤ Fs ≤ 24

Disable PLL auto state switch and put

PLL in state 2

0xD1

0x00C0

≤ Fs ≤ 42

Disable PLL auto state switch and put

PLL in state 3

0xD1

0x0140

≥ 28

Disable PLL auto state switch and put

PLL in state 4

0xD1

0x0240

Table 3. PLL Configuration When Decimation by 2 is Used

ADC Fs

FUNCTION

≤ 24

Disable PLL auto state switch and put

PLL in state 1

0xD1

0x0040

≤ Fs ≤ 48

Disable PLL auto state switch and put

PLL in state 2

0xD1

0x00C0

≤ Fs ≤ 80

Disable PLL auto state switch and put

PLL in state 3

0xD1

0x0140

≥ 56

Disable PLL auto state switch and put

PLL in state 4

0xD1

0x0240

ADS5294IPFP датащи(PDF) 36 Page - Texas Instruments

ADS5294IPFP датащи(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

датащи скачать

ссылки URL