| поискавой системы для электроныых деталей |
|
TMS320DM647 датащи(PDF) 112 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM647 датащи(HTML) 112 Page - Texas Instruments |
|
112 / 167 page ![]() www.ti.com 6.13 Universal Asynchronous Receiver/Transmitter (UART) 6.13.1 UART Peripheral Register Description(s) TMS320DM647/TMS320DM648 Digital Media Processor SPRS372A – MAY 2007 – REVISED JUNE 2007 The DM647/DM648 devices have a UART peripheral. The UART has the following features: • 16-byte storage space for both the transmitter and receiver FIFOs • 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA • DMA signaling capability for both received and transmitted data • Programmable auto-rts and auto-cts for autoflow control • Frequency pre-scale values from 1 to 65, 535 to generate appropriate baud rates • Prioritized interrupts • Programmable serial data formats – 5, 6, 7, or 8-bit characters – Even, odd, or no parity bit generation and detection – 1, 1.5, or 2 stop bit generation • False start bit detection • Line break generation and detection • Internal diagnostic capabilities – Loopback controls for communications link fault isolation – Break, parity, overrun, and framing error simulation • Modem control functions (CTS, RTS). The UART registers are listed in Table 6-44 . Table 6-44. UART Register Descriptions HEX ADDRESS RANGE ACRONYM REGISTER NAME 0x0204 7000 RBR UART Receiver Buffer Register (Read Only) 0x0204 7000 THR UART Transmitter Holding Register (Write Only) 0x0204 7004 IER UART Interrupt Enable Register 0x0204 7008 IIR UART Interrupt Identification Register (Read Only) 0x0204 7008 FCR UART FIFO Control Register (Write Only) 0x0204 700C LCR UART Line Control Register 0x0204 7010 MCR UART Modem Control Register 0x0204 7014 LSR UART Line Status Register 0x0204 7018 - Reserved 0x0204 701C - Reserved 0x0204 7020 DLL UART Divisor Latch (LSB) 0x0204 7024 DLH UART Divisor Latch (MSB) 0x0204 7028 PID1 Peripheral Identification Register 1 0x0204 702C PID2 Peripheral Identification Register 2 0x0204 7030 PWREMU_MGMT UART Power and Emulation Management Register 0x0204 7034 - 0x0204 73FF - Reserved Peripheral Information and Electrical Specifications 112 Submit Documentation Feedback |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |