| поискавой системы для электроныых деталей |
|
TMS320DM647 датащи(PDF) 40 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM647 датащи(HTML) 40 Page - Texas Instruments |
|
40 / 167 page ![]() www.ti.com 3.2.5 KEY_REG TMS320DM647/TMS320DM648 Digital Media Processor SPRS372A – MAY 2007 – REVISED JUNE 2007 The Ethernet Subsystem and VLYNQ fields specify the priority of the Ethernet Switch Subsystem and VLYNQ peripherals, respectively. Similarly, the HOST field applies to the priority of the HPI and PCI peripherals. Other master peripherals are not present in the PRI_ALLOC register as they have their own registers to program their priorities. For more information on the default priority values in these peripheral registers, see the device-compatible peripheral reference guides. TI recommends that these priority registers be reprogrammed upon initial use. Table 3-5. Default Master Priorities Master Default Priority EDMA3TC0 0 (EDMA CC QUEPRI Register) EDMA3TC1 0 (EDMA CC QUEPRI Register) EDMA3TC2 0 (EDMA CC QUEPRI Register) EDMA3TC3 0 (EDMA CC QUEPRI Register) 64x+_DMAP 7 (C64x+ MDMAARBE.PRI Register bit field) 64x+_CFGP 1 (C64x+ MDMAARBE.PRI Register bit field) Ethernet Subsystem 3 (PRI_ALLOC register) VLYNQ 4 (PRI_ALLOC register) UHPI 4 (PRI_ALLOC register) PCI 4 (PRI_ALLOC register) VICP 5 (PRI_ALLOC register) Figure 3-4. Priority Allocation Register (PRI_ALLOC) 31 16 Reserved R-0000000111001111 15 12 11 9 8 6 5 3 2 0 Reserved VICP VLYNQ HOST Ethernet Subsystem R-0111 R/W-101 R/W-100 R/W-100 R/W-011 LEGEND: R/W = Read/Write; R = Read only; -n = value after reset KEY_REG protects against accidental writes to certain system configuration registers. The complete set of registers protected by the KEY_REG is: • PINMUX • BOOTCFG • PRI_ALLOC • CFGPLL • CFGRX0 • CFGTX0 • CFGRX1 • CFGTX1 • MAC_ADDR_RW0 • MAC_ADDR_RW1 Writes to these registers are locked/blocked by default. To enable writes to these registers, write 0xADDDECAF to the KEY_REG. After enabling writes to protected registers by doing the above, the register writes should occur within 10000 CPU/6 cycles, after which the key will be reset. Device Configuration 40 Submit Documentation Feedback |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |