ISO7520CDWR datasheet(8/28 Pages) TI2

8 / 28 page

ISO7520C, ISO7521C

SLLSE39E – JUNE 2010 – REVISED MAY 2015

www.ti.com

6.10 Switching Characteristics: VCC1 and VCC2 at 5 V ± 5%

VCC1 and VCC2 at 5 V ±5%, TA = –40°C to 105°C

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 4

PWD(1)

Pulse width distortion |tPHL – tPLH|

0.3

3.7

tsk(pp)

Part-to-part skew time

4.9

tsk(o)

Channel-to-channel output skew time

3.6

Output signal rise time

See Figure 4

Output signal fall time

tfs

Fail-safe output delay time from input power loss

See Figure 5

µs

(1)

Also known as pulse skew.

6.11

Switching Characteristics: VCC1 at 5 V ± 5%, VCC2 at 3.3 V ± 5%

VCC1 at 5 V ± 5%, VCC2 at 3.3 V ± 5%, TA = –40°C to 105°C

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 4

PWD(1)

Pulse width distortion |tPHL – tPLH|

0.5

5.6

tsk(pp)

Part-to-part skew time

6.3

tsk(o)

Channel-to-channel output skew time

Output signal rise time

See Figure 4

Output signal fall time

tfs

Fail-safe output delay time from input power loss

See Figure 5

µs

(1)

Also known as pulse skew.

6.12 Switching Characteristics: VCC1 at 3.3 V ± 5%, VCC2 at 5 V ± 5%

VCC1 at 3.3 V ±5%, VCC2 at 5 V ±5%, TA = –40°C to 105°C

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 4

PWD(1)

Pulse width distortion |tPHL – tPLH|

0.5

tsk(pp)

Part-to-part skew time

8.5

tsk(o)

Channel-to-channel output skew time

Output signal rise time

See Figure 4

Output signal fall time

tfs

Fail-safe output delay time from input power loss

See Figure 5

µs

(1)

Also known as pulse skew.

Submit Documentation Feedback

Product Folder Links: ISO7520C ISO7521C

ISO7520CDWR датащи(PDF) 8 Page - Texas Instruments

ISO7520CDWR датащи(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

датащи скачать

ссылки URL