ST10F271Z1 datasheet(146/185 Pages) STMICROELECTRONICS

146 / 185 page

Electrical characteristics

ST10F271Z1

146/185

besides, it sources charge during the sampling phase, when the analog signal source is a

high-impedance source.

A real filter, can typically be obtained by using a series resistance with a capacitor on the

input pin (simple RC Filter). The RC filtering may be limited according to the value of source

impedance of the transducer or circuit supplying the analog signal to be measured. The filter

at the input pins must be designed taking into account the dynamic characteristics of the

input signal (bandwidth).

Figure 43.

A/D converter input pins scheme

Input leakage and external circuit

The series resistor utilized to limit the current to a pin (see RL in Figure 43), in combination

with a large source impedance can lead to a degradation of A/D converter accuracy when

input leakage is present.

Data about maximum input leakage current at each pin are provided in the Data Sheet

(Electrical Characteristics section). Input leakage is greatest at high operating temperatures,

and in general it decreases by one half for each 10 °C decrease in temperature.

Considering that, for a 10-bit A/D converter one count is about 5mV (assuming VAREF =

5 V), an input leakage of 100 nA acting though an RL = 50 kΩ of external resistance leads to

an error of exactly one count (5 mV); if the resistance were 100 k

Ω the error would become

two counts.

Eventual additional leakage due to external clamping diodes must also be taken into

account in computing the total leakage affecting the A/D converter measurements. Another

contribution to the total leakage is represented by the charge sharing effects with the

sampling capacitance: being CS substantially a switched capacitance, with a frequency

equal to the conversion rate of a single channel (maximum when fixed channel continuous

conversion mode is selected), it can be seen as a resistive path to ground. For instance,

assuming a conversion rate of 250 kHz, with CS equal to 4 pF, a resistance of 1 MΩ is

obtained (REQ = 1 / fCCS, where fC represents the conversion rate at the considered

channel). To minimize the error induced by the voltage partitioning between this resistance

(sampled voltage on CS) and the sum of RS + RF + RL + RSW + RAD, the external circuit

must be designed to respect the following relation:

RSW

CP2

VDD

Sampling

Source

Filter

Current Limiter

External circuit

Internal circuit scheme

RS Source Impedance

RF Filter Resistance

CF Filter Capacitance

RL Current Limiter Resistance

RSW Channel Selection Switch Impedance

RADSampling Switch Impedance

CP Pin Capacitance (two contributions, CP1 and CP2)

CS Sampling Capacitance

CP1

RAD

Channel

Selection

------------------------------------------------------------------------------

⋅

---LSB

ST10F271Z1 датащи(PDF) 146 Page - STMicroelectronics

ST10F271Z1 датащи(HTML) 146 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL