MP86933

– 16V, INTELLI-PHASE SOLUTION IN TQFN 3X3 PACKAGE

MP86933 Rev.1.2

www.MonolithicPower.com

8

5/26/2021

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2021 MPS. All Rights Reserved.

PIN FUNCTIONS

Pin #

Name

Description

1, 6

VIN

Supply voltage. Place a capacitor (CIN) close to the device to support the switching

current reducing voltage spikes at the input.

2, 3

SW

Switch output.

4, 5

PGND

Power ground. Place multiple vias on the inner solid ground layers to minimize

parasitic impedance and thermal resistance.

7

PWM

Pulse-width modulation input. Leave PWM floating or drive PWM to middle-state to

enable diode emulation mode.

8

SYNC

Diode emulation mode and standby mode selection. Leave SYNC floating or drive

SYNC to middle-state to enter standby mode. Pull SYNC high for normal operation.

Pull SYNC low to enable diode emulation mode.

9

VTEMP/FLT Single pin temperature sense and fault reporting.

10

CS

Current sense output.

11

AGND

Analog ground. Connect AGND to the PGND plane at the VCC decoupling capacitor.

12

VCC

3.3V supply input for internal circuitry and gate driver. Decouple VCC with a

ceramic capacitor (1µF or higher) to AGND.

13

BST

Bootstrap. BST requires

a 0.1µF to 1µF capacitor to drive the power switch’s gate

above the supply voltage. Connect the capacitor between SW and BST to form a

floating supply across the power switch driver.