| поискавой системы для электроныых деталей |
|
AR0130CSSC00SPBA0-DP1 датащи(PDF) 24 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0130CSSC00SPBA0-DP1 датащи(HTML) 24 Page - ON Semiconductor |
|
24 / 40 page ![]() AR0130CS www.onsemi.com 24 Single READ from Random Location This sequence (Figure 20) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 20 shows how the internal register address maintained by the AR0130 is loaded and incremented as the sequence proceeds. Figure 20. Single READ from Random Location Previous Reg Address, N Reg Address, M M+1 S0 1 P A Sr Slave Ad- dress Reg Address[15:8] Reg Address[7:0] Slave Address S = Start Condition P = Stop Condition Sr = Restart Condition A = Acknowledge A = No-acknowledge Slave to Master Master to Slave A A A A Read Data Single READ from Current Location This sequence (Figure 21) performs a read using the current value of the AR0130 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences. Figure 21. Single READ from Current Location Previous Reg Address, N Reg Address, N+1 N+2 S1 Slave Address A Read Data S1 P Slave Address AA Read Data P A Sequential READ, Start from Random Location This sequence (Figure 22) starts in the same way as the single READ from random location (Figure 20). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read. Figure 22. Sequential READ, Start from Random Location Previous Reg Address, N Reg Address, M S0 Slave Address A A Reg Address[15:8] P A M+1 A A A 1 Sr Reg Address[7:0] Read Data Slave Address M+L M+L−1 M+L−2 M+1 M+2 M+3 A Read Data A Read Data A Read Data Read Data |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |