поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SLAS787 датащи(PDF) 9 Page - Texas Instruments

номер детали SLAS787
подробное описание детали  MSP430G2231 Automotive Mixed-Signal Microcontroller
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

SLAS787 датащи(HTML) 9 Page - Texas Instruments

Back Button SLAS787 Datasheet HTML 5Page - Texas Instruments SLAS787 Datasheet HTML 6Page - Texas Instruments SLAS787 Datasheet HTML 7Page - Texas Instruments SLAS787 Datasheet HTML 8Page - Texas Instruments SLAS787 Datasheet HTML 9Page - Texas Instruments SLAS787 Datasheet HTML 10Page - Texas Instruments SLAS787 Datasheet HTML 11Page - Texas Instruments SLAS787 Datasheet HTML 12Page - Texas Instruments SLAS787 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 52 page
background image
MSP430G2231-Q1
www.ti.com
SLAS787B – NOVEMBER 2011 – REVISED MARCH 2014
8.4 Interrupt Vector Addresses
The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h.
The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.
If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed) the
CPU goes into LPM4 immediately after power-up.
Table 5. Interrupt Sources, Flags, and Vectors
SYSTEM
WORD
INTERRUPT SOURCE
INTERRUPT FLAG
PRIORITY
INTERRUPT
ADDRESS
Power-Up
PORIFG
External Reset
RSTIFG
Watchdog Timer+
WDTIFG
Reset
0FFFEh
31, highest
Flash key violation
KEYV(2)
PC out-of-range(1)
NMI
NMIIFG
(non)-maskable
Oscillator fault
OFIFG
(non)-maskable
0FFFCh
30
Flash memory access violation
ACCVIFG(2)(3)
(non)-maskable
0FFFAh
29
0FFF8h
28
0FFF6h
27
Watchdog Timer+
WDTIFG
maskable
0FFF4h
26
Timer_A2
TACCR0 CCIFG(4)
maskable
0FFF2h
25
Timer_A2
TACCR1 CCIFG, TAIFG(2)(4)
maskable
0FFF0h
24
0FFEEh
23
0FFECh
22
ADC10
ADC10IFG(4)(5)
maskable
0FFEAh
21
USI
USIIFG, USISTTIFG(2)(4)
maskable
0FFE8h
20
I/O Port P2 (two flags)
P2IFG.6 to P2IFG.7(2)(4)
maskable
0FFE6h
19
I/O Port P1 (eight flags)
P1IFG.0 to P1IFG.7(2)(4)
maskable
0FFE4h
18
0FFE2h
17
0FFE0h
16
See (6)
0FFDEh to
15 to 0, lowest
0FFC0h
(1)
A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from
within unused address ranges.
(2)
Multiple source flags
(3)
(non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.
(4)
Interrupt flags are located in the module.
(5)
MSP430G2x31 only
(6)
The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if
necessary.
Copyright © 2011–2014, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: MSP430G2231-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com