TMP302

TRIPSET0

TRIPSET1

HYSTSET

GND

VS

OUT

0.1 µF

OUTPUT

VS

1.4 V to 3.6 V

10 k

10

TMP302

SBOS488E – JUNE 2009 – REVISED DECEMBER 2018

www.ti.com

Product Folder Links: TMP302

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated

Typical Application (continued)

Figure 11. TMP302 Generic Application Schematic

8.2.1 Design Requirements

Designing with the TMP302 family of devices is simple. The TMP302 family of devices is a temperature switch

commonly used to signal a microprocessor in the event of an over temperature condition. The temperature at

which the TMP302 family of devices issues an active low alert is determined by the configuration of the

TRIPSET0 and TRIPSET1 pins. These two pins are digital inputs and must be tied either high or low, according

to Table 1. The TMP302 family of devices issues an active low alert when the temperature threshold is

exceeded. The device has built-in hysteresis to avoid the device from signaling the microprocessor as soon as

the temperature drops below the temperature threshold. The amount of hysteresis is determined by the

HYSTSET pin. This pin is a digital input and must be tied either high or low, according to Table 2.

See Figure 10 and Figure 11 for typical circuit configurations.

8.2.2 Detailed Design Procedure

Determine the threshold temperature and hysteresis required for the application. Connect the TMPSET0,

TMPSET1, and HYSTSET pins according to the design requirements. Refer to Table 1 and Table 2. Use a 10-kΩ

pullup resistor from the OUT pin to the VS pin. To minimize power, a larger-value pullup resistor can be used but

must not exceed 100 kΩ. Place a 0.1-µF bypass capacitor close to the TMP302 device to reduce noise coupled

from the power supply.

8.2.3 Application Curves

Figure 12 and Figure 13 show the TMP302A power-on response with the ambient temperature less than 50°C

and greater than 50°C respectively. The TMP302A was configured with trip point set to 50°C. The TMP302B,

TMP302C, and TMP302D devices behave similarly with regards to power on response with TA below or above

the trip point. Note that the OUT signal typically requires 35 ms following power on to become valid.