Measured

Temperature

T

HIGH

T

LOW

FH Bit

(

Transparent Mode)

Read of Configuration Register

Time

FL Bit

(

Transparent Mode)

FH Bit

(Latch Mode)

FL Bit

(Latch Mode)

13

TMP104

www.ti.com

SBOS564B – NOVEMBER 2011 – REVISED DECEMBER 2018

Product Folder Links: TMP104

Submit Documentation Feedback

Copyright © 2011–2018, Texas Instruments Incorporated

Figure 13. Temperature Flag Functional Diagram

The latch bit (LC) in the Configuration Register is used to latch the value of the flag bits (FH and FL) until the

master issues a read command to the Configuration Register. The flag bits are set to '0' if a read command is

received by the TMP104, or if LC = 0 and the temperature is within the temperature limits. The power-on default

values for these bits are FH = 0, FL = 0, and LC = 0.

7.4.2.2 Conversion Rate (CR1, CR0)

The conversion rate bits (CR1 and CR0), located in the Configuration Register, configure the TMP104 for

conversion rates of 8 Hz, 4 Hz, 1 Hz, or 0.25 Hz (default). The TMP104 has a typical conversion time of 26 ms.

To achieve different conversion rates, the TMP104 performs a single conversion and then powers down and

waits for the appropriate delay set by CR1 and CR0. Table 8 shows the settings for CR1 and CR0.

Table 8. Conversion Rate Settings

CR1

CR0

CONVERSION RATE

0

0

0.25 Hz (default)

0

1

1 Hz

1

0

4 Hz

1

1

8 Hz