| поискавой системы для электроныых деталей |
|
SII3531 датащи(PDF) 2 Page - Silicon image |
|
|
|||||||||||||||||||||||||||||
SII3531 датащи(HTML) 2 Page - Silicon image |
|
2 / 2 page Evaluation Board The PB3531-1ESATA300 Evaluation Board is a reference board that allows OEMs and system integrators to quickly bridge from PCI Express to external Serial ATA and evalu- ate the performance of the SiI 3531. Contents include: Hardware • SiI3531 reference design board Documentation • Base Operating System Drivers: 2000/XP, Linux • SiI 3531 Reference Board Schematics • SiI 3531 Data Sheet • Serial ATA PCB Design Guide SiI3531 Features PCI Express Features • Supports one-lane, 2.5 Gbps PCI Express • Compliant with PCI Express 1.0a specification • Supports hot plug for ExpressCard applica- tions • All registers appear in unified memory space • All registers accessible through I/O space • Full-chip command completion status accessi- ble with single PCI Express access Serial ATA Features • Integrated Serial ATA transport, link and PHY logic • Compliant with Serial ATA 1.0a specification with support for SATA II optional features • Supports 2nd-generation Serial ATA II transfer rate of 3.0 Gbps • Plesiochronous, single PLL architecture, with one PLL • Signal output amplitude control for external SATA • 31 commands and scatter/gather tables • Protocol override per command • Independent link, transport and data FIFO • Independent command fetch, scatter/gather and command execution – Hard-coded state machines for streamlined command execution – Supports native command queuing and tagged command queuing – Supports first-party DMA – Supports port multipliers with FIS-based switching under hardware control • Spread spectrum support General Features • Host Protocol – Optimized for transaction-oriented designs; minimal host overhead – Supports two command issuance mecha- nisms • Efficient in both embedded and PC implemen- tations • Reduces dependency on bridge behavior Power • 1.8V PHY/ core and 3.3V I/Os Package • 48-pin QFN with EPAD • 7x7 mm (0.4mm lead pitch) © 2006 Silicon Image, Inc. All rights reserved. Silicon Image, the Silicon Image logo, SteelVine, the SteelVine logo, SiI and SiI3531are trademarks or registered trademarks of Silicon Image, Inc. in the United States and other countries. Other trademarks are property of their respective holders. Product specifications are subject to change without notice. Part Number: SiI3531CNU SiI PB-59 rev1 8/06 Silicon Image, Inc. 1060 E. Arques Avenue Sunnyvale, CA 94085 T 408.616.4000 F 408.830.9530 www.siliconimage.com SiI3531 Block Diagram Test Pins PCI Express Application Interface Port Logic 0 PCI Express PLL Configuration & Global Registers Interrupt Logic Test Control SATA PLL PCI Express Serdes PCI Express RxLink PCI Express TxLink SiI 3531 PCI Express Core |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |