PI74VCX16373 datasheet(7/8 Pages) PERICOM

7 / 8 page

PS8326C

10/27/06

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI74VCX16373

16-Bit Transparent D-Type Latch

with 3-State Outputs

Test Circuits and Switching Waveforms

Parameter Measurement Information (VDD = 1.8V - 3.6V)

Setup, Hold, and Release Timing

Pulse Width

Switch Position

Propagaton Delay

Enable Disable Timing

Data

Input

VDD

tSU

Timing

Input

VDD

VDD/2

Low-High-Low

Pulse

High-Low-High

Pulse

VDD

VDD/2

Input

Opposite Phase

Input Transition

tPLH

tPHL

tPLH

tPHL

VDD

VOL

VDD

Output

VDD/2

Output

Control

(Active LOW)

Output

Waveform 2

S1 at GND

(see Note B)

tPZL

tPLZ

VDD

VOL

Output

Waveform 1

S1 at 2xVDD

(see Note B)

+0.15V

-0.15V

VOH

VDD

tPHZ

tPZH

VDD/2

500

30pF

From Output

Under Test

GND

2 x VDD

Open

(See Note A)

500

t D

Notes:

A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that

the output is LOW except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that

the output is HIGH except when disabled by the output control.

•

All input pulses are supplied by generators having the

following characteristics: PRR

≤ 10 MHz, ZO = 50Ω, tR ≤ 2ns, tF ≤ 2ns,

measured from 10% to 90%, unless otherwise specified.

•

The outputs are measured one at a time with one transition per

measurement.

06-0203

PI74VCX16373 датащи(PDF) 7 Page - Pericom Semiconductor Corporation

PI74VCX16373 датащи(HTML) 7 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8

датащи скачать

ссылки URL