| поискавой системы для электроныых деталей |
|
SC4525CEVB датащи(PDF) 15 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
SC4525CEVB датащи(HTML) 15 Page - Semtech Corporation |
|
15 / 22 page ![]() SC4525C 5 Applications Information (Cont.) Therefore, the procedure of the voltage loop design for the SC4525C can be summarized as: () Plot the converter gain, i.e. control to feedback transfer function. (2) Select the open loop crossover frequency, F C, between 0% and 20% of the switching frequency. At F C, find the required compensator gain, A C. In typical applications with ceramic output capacitors, the ESR zero is neglected and the required compensator gain at F C can be estimated by x π x x − = O FB O C S CA C V V C F 2 R G log 20 A (3) Place the compensator zero, F Z, between 0% and 20% of the crossover frequency, F C. (4) Use the compensator pole, F P, to cancel the ESR zero, FZ. (5) Then, the parameters of the compensation network can be calculated by 7 Z 5 R F 2 C π = 7 P 8 R F 2 C π = m 7 g 0 R 20 C A = where g m=0.3mA/V is the EA gain of the SC4525C. Example: Determine the voltage compensator for an 800kHz, 2V to 3.3V/3A converter with 47uF ceramic output capacitor. Choose a loop gain crossover frequency of 80kHz, and place voltage compensator zero and pole at F Z=6kHz (20% of F C), and FP=600kHz. From the equation in step (2), the required compensator gain at F C is dB 14.1 3. 3 0. 1 10 47 10 80 2 1 10 53 .3 18.5 1 log 20 A 6 3 3 C Then the compensator parameters are k 10 10 R 3 7 20 = x = − nF 10 10 16 2 1 C 3 3 5 = π = pF 15.7 10 10 600 2 1 C 3 3 8 = π = k 16.9 10 0.3 R 3 7 20 14.1 = − 10 10 16 2 C 3 3 5 = π 10 10 600 2 C 3 3 8 π x x x x x x x x 16.9 0.589 16.9 Select R 7=6.9k, C5=0.68nF, and C8=22pF for the design. Compensator parameters for various typical applications are listed in Table 5. A MathCAD program is also available upon request for detailed calculation of the compensator parameters. Thermal Considerations For the power transistor inside the SC4525C, the conduction loss P C, the switching loss PSW, and bootstrap circuit loss P BST, can be estimated as follows: O CESAT C I V D P x = SW O IN S SW F I V t 2 P = 40 I V D P O BST BST = x x x x x x x whereV BST is the BST supply voltage and tS is the equivalent switching time of the NPN transistor (see Table 4). Table 4. Typical switching time 1A 2A 3A 12V 12.5ns 15.3ns 18ns 24V 22ns 25ns 28ns 28V 25.3ns 28ns 31ns Load Current Input Voltage In addition, the quiescent current loss is P Q = VIN x 2mA |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |