7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification,

and TI does not warrant its accuracy or completeness. TI’s customers are responsible for

determining suitability of components for their purposes, as well as validating and testing their design

implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 4.3.

Each VCC terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single

supply, TI recommends 0.1 µF and if there are multiple VCC terminals, then TI recommends .01 µF or .022 µF

for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A

0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power

terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions

of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only

three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined

voltages at the outside connections result in undefined operational states. Specified below are the rules that

must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high

or low bias to prevent them from floating. The logic level that should be applied to any particular unused input

depends on the function of the device. Generally they will be tied to GND or VCC whichever make more sense

or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver

has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the

input section of the I.O’s so they also cannot float when disabled.

CD54AC574, CD74AC574, CD54ACT574, CD74ACT574

SCHS292A – DECEMBER 1998 – REVISED MAY 2024

www.ti.com

12

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD54AC574 CD74AC574 CD54ACT574 CD74ACT574