LM25115AMTSLASHNOPB datasheet(3/30 Pages) TI2

3 / 30 page

LM25115A

www.ti.com

SNVS501B – FEBRUARY 2007 – REVISED APRIL 2013

PIN DESCRIPTIONS

Name

Description

Application Information

Current Sense amplifier positive input

A low inductance current sense resistor is connected between CS

and VOUT. Current limiting occurs when the differential voltage

between CS and VOUT exceeds 45mV (typical).

VOUT

Current sense amplifier negative input

Connected directly to the output voltage. The current sense

amplifier operates over a voltage range from 0V to 13.5V at the

VOUT pin.

AGND

Analog ground

Connect directly to the power ground pin (PGND).

Current limit output

For normal current limit operation, connect the CO pin to the

COMP pin through a diode. CO pin is connected to ground through

a resistor in series with a capacitor to provide adequate control

loop compensation for the current limit gm amplifier. Leave this pin

open to disable the current limit function.

COMP

Compensation. Error amplifier output

COMP pin pull-up is provided by an internal 300uA current source.

Feedback. Error amplifier inverting input

Connected to the regulated output through the feedback resistor

divider and compensation components. The non-inverting input of

the error amplifier is internally connected to the SS pin.

TRK/SS

Tracking/Soft-start control

Non-inverting input to error amp with 15 µA pull-up current source.

Can be used with capacitor for soft-start or tied to external divider

of a master output for tracking. TRK/SS is the reference input to the

amplifier when the voltage applied to the pin is < 0.75V. For higher

inputs, the internal reference controls the amplifier.

RAMP

PWM Ramp signal

An external capacitor connected to this pin sets the ramp slope for

the voltage mode PWM. The RAMP capacitor is charged with a

current that is proportional to current into the SYNC pin. The

capacitor is discharged at the end of every cycle by an internal

MOSFET.

SYNC

Synchronization input

A low impedance current input pin. The current into this pin sets the

RAMP capacitor charge current and the frequency of an internal

oscillator that provides a clock for the free-run (DC input) mode .

PGND

Power Ground

Connect directly to the analog ground pin (AGND).

Low-side gate driver output

Connect to the gate of the low-side synchronous MOSFET through

a short low inductance path.

VCC

Output of bias regulator

Nominal 7V output from the internal LDO bias regulator. Locally

decouple to PGND using a low ESR/ESL capacitor located as

close to controller as possible.

High-side MOSFET source connection

Connect to negative terminal of the bootstrap capacitor and the

source terminal of the high-side MOSFET.

High-side gate driver output

Connect to the gate of high-side MOSFET through a short low

inductance path.

High-side gate driver bootstrap rail

Connect to the cathode of the bootstrap diode and the positive

terminal of the bootstrap capacitor. The bootstrap capacitor

supplies current to charge the high-side MOSFET gate and should

be placed as close to controller as possible.

VBIAS

Supply Bias Input

Input to the LDO bias regulator and current sense amplifier that

powers internal blocks. Input range of VBIAS is 4.5V to 30V.

Submit Documentation Feedback

Product Folder Links: LM25115A

LM25115AMT/NOPB датащи(PDF) 3 Page - Texas Instruments

LM25115AMT/NOPB датащи(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

датащи скачать

ссылки URL