| поискавой системы для электроныых деталей |
|
LSM6DSV80XTR датащи(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DSV80XTR датащи(HTML) 49 Page - STMicroelectronics |
|
49 / 181 page ![]() 9.3 IF_CFG (03h) Interface configuration register (R/W). This register is not reset during the software reset procedure (see bit 0 of the CTRL3 (12h) register). Table 28. IF_CFG register SDA_PU_EN SHUB_ PU_EN ASF_CTRL H_LACTIVE PP_OD SIM 0(1) I2C_I3C_ disable 1. This bit must be set to 0 for the correct operation of the device. Table 29. IF_CFG register description SDA_PU_EN Enables pull-up on SDA pin. Default value: 0 (0: SDA pin pull-up disconnected; 1: SDA pin with pull-up) SHUB_PU_EN Enables I²C controller pull-up. Default value: 0 (0: internal pull-up on auxiliary I²C line disabled; 1: internal pull-up on auxiliary I²C line enabled) ASF_CTRL Enables antispike filters. Default value: 0 (0: antispike filters are managed by the protocol and turned off after the broadcast address; 1: antispike filters on SCL and SDA lines are always enabled) H_LACTIVE Interrupt activation level. Default value: 0 (0: interrupt output pins active high; 1: interrupt output pins active low) PP_OD Push-pull/open-drain selection on INT1 and INT2 pins. Default value: 0 (0: push-pull mode; 1: open-drain mode) SIM SPI serial interface mode selection. Default value: 0 (0: 4-wire interface; 1: 3-wire interface) I2C_I3C_disable Disables I²C and MIPI I3C® interfaces. Default value: 0 (0: SPI, I²C and MIPI I3C® interfaces enabled; 1: I²C and MIPI I3C® interfaces disabled) 9.4 ODR_TRIG_CFG (06h) ODR-triggered mode configuration register (R/W) Table 30. ODR_TRIG_CFG register ODR_TRIG_ NODR_7 ODR_TRIG_ NODR_6 ODR_TRIG_ NODR_5 ODR_TRIG_ NODR_4 ODR_TRIG_ NODR_3 ODR_TRIG_ NODR_2 ODR_TRIG_ NODR_1 ODR_TRIG_ NODR_0 Table 31. ODR_TRIG_CFG register description ODR_TRIG_NODR_[7:0] When ODR-triggered mode is set, these bits are used to define the number of data generated in the reference period. Allowed values for ODR_TRIG_NODR_[7:0] are 0 (default) and values in the range from 4 to 255. LSM6DSV80X Register description DS14764 - Rev 1 page 49/181 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |